



NANOSIL

Silicon-based nanostructures and nanodevices for long term nanoelectronics applications

Network of Excellence

WP 5 "Integration and spreading of excellence"

Deliverable 5.3 "Annual review of integrating and spreading of excellence activities."

Main Author(s): Denis Flandre and Valeria Kilchytska

Due date of deliverable: M39

Actual submission date: M39

LIST OF CONTRIBUTORS

Partner	Acronym	Laboratory Name	Name of the contact
2	Grenoble INP		Dr. Mireille Mouis
3	WARWICK		Prof. David Leadley
4	RWTH		Dr. Bernd Spangenberg
5	KTH		Prof. Mikail Ostling
6	IUNET		Prof. Enrico Sangiorgi
7	UCL		Prof. Denis Flandre
11	ISEN		Prof. Emmanuel Dubois
12	UPS		Prof. Philippe Dollfus
13	AMO		Dr. Matthias Baus
14	FZJ		Prof. Siegfried Mantl
16	TUBS		Prof. B. Meinerzhagen
17	USTUTT		Prof. Erich Kasper
18	NCSR"D"		Dr. Androula Nassiopoulou
19	Tyndall		Prof. Jean-Pierre Colinge
20	WUT		Prof. Romuald Beck
21	URV/UGR		Prof. Benjamin Inigues,
			Prof. Francisco Gamiz
22	Chalmers		Prof. Olof Engstrom
24	ETHZ		Prof. Andreas Schenk
26	GU		Prof. Asen Asenov
27	Livuni		Prof. Steve Hall
28	UNEW		Dr. Sarah Olsen
29	SINANO		Pascale Caulier
	1		į.

TABLE OF CONTENTS

Deliverable Summary	4
1. Integration	5
1.1. Coordination by WPs (FPs) leaders	5
1.2. Common PhD students	10
1.3. "Web-site", "Who is Who guide", "open questions", "Breaking News"	10
1.4. Interaction with industrial partners	11
2. Collaboration with other European and national projects	11
3. Exchanges	15
4. Spreading of excellence	17
4.1. Support of International Schools/Workshops	17
4.2. Organization of seminars/courses/workshops/tutorials	17
4.3. University courses.	21
5. Dissemination of knowledge	21
5.1. Inside of NoE	21
5.2. Beyond NoE	22
ANNEX 1. Actions for strengthening the durable integration of the partners	24
ANNEX 2 References	26
A2.1. Books/Book chapters (joint): 2+12	26
A2.2. Book chapters (single-partner): 21	26
A2.3. Journal publications (joint): 32+8	27
A2.4. Journal publications (only single-partner): 66+8	29
A2.5. Presentation at the Conferences and Workshops (joint): 5 + 52	32
A2.6. Presentation at the Conferences and Workshops (single-partner): 27+81	
A2.7. Other dissemination actions (joint): 3	
A2.8. Other dissemination actions (single-partner): 4	39

Deliverable Summary

This deliverable summarizes the integration/dissemination/spreading activities within NoE Nanosil performed during 2010-11.

Integration activities is addressed through the number of joint processing (JP), joint characterization (JC) and modeling (JM) activities organized within each FP(s), WP(s) as well as cross-FP (WP) activities. Furthermore, the number of FP (WP) as well as cross FP (WP) meetings is chosen as a measure of integration activities. Common PhD students (10 in 2010-11) reinforce the integration between partners (particularly with industrial partners) as well as between process- and characterization/modelling-related WPs. Exchanges of personnel (29 exchanges of total 111 weeks during 2010-11, including 5 exchanges of total 23 weeks with Beyond Nanosil partners) further strengthened the expertise exchange and complementarity between partners. It is worth to point out 14 cross-WP exchanges, which serve not only as exchange of knowledge/expertise, but in the same time intensifies cooperation between WPs.

Additionally to the integration within Nanosil, the cooperation with other EU and national projects is encouraged. High number of EU and national projects launched by Nanosil members in 2010-11 (submitted for 2011-12) demonstrates a high activity level of the network.

Spreading of excellence within and beyond Nanosil is addressed through the support and organization of workshops/schools/trainings, which were available for a wide scientific community. Dissemination of knowledge is realized also through the regularly updated Nanosil-website, presentations given by Nanosil partners at different international scientific events, as well as publications in high-level international journals listed in the deliverable. Furthermore, 2 books and 31 book chapters were published by Nanosil partners during this last period of Nanosil allowing durable dissemination of Nanosil results.

1. Integration

1.1. Coordination by WPs (FPs) leaders

Integration within Nanosil is carried out by WPs and FPs leaders through the coordinated programming of the partners' activities. 4 Work Packages (WPs) are defined within Nanosil. WP1 and WP2 are then subdivided to 3 and 4 Flagship projects (FPs), respectively. Additionally, these WPs are completed by Visionary projects (VP) in order to reinforce/stimulate the exchange of new ideas / provoke the disputes /exchange of opinions between partners.

58 joint processing (JP), characterization (JC) and modeling (JM) activities have been performed by Nanosil partners during 2010-11, among which 18 are cross-activities between different WPs (FPs). About half of them are JP activities; more than 150 wafers were processed during 2010-11.

#	Subject/Topic	Partners involved	Measurable progress	Industria
π	Subject Topic	i artifers involved	(if identifiable)	I contact
		FP1.1 – Strain materi	als	
1.	JP: Creation of highly strained Si on insulator and strained Ge on insulator platforms			
2.	JP: Fabrication of Germanium on Insulators	subcontractor)		
3.	JP: Fabrication of highly strained Si on Insulators	subcontractor)	,	
4.	JP & JC: Study of high-k/ strained and relaxed Ge		10 wafers (4 inch)	
5.	JM: Mobility simulation for pMOSFETs	FZJ, TUBS	Good agreement with exper.results	
		FP1.2 – Schottky barr	iers	
1.	JP: Processing of p- and n-type transistors to fabricate CMOS dopant-segregated MOS inverters		Wafer thinning from UCL and successful device integration at ISEN- IEMN	
2.	JP: Processing of back-to-back test structures for characterization of various Er and Yb-based silicides with and without dopant segregation		6 wafers co-processed at ISEN-IEMN and UCL	
3.	JC: RF characterization of NiSi SB-MOSFET with dopant segregation		RF measurements on n-type dopant segregated NiSi SB-MOSFETs at UCL	
4.	JC: XPS analysis of rare earth silicide layers and sensitivity of oxygen contamination		XPS surface and depth and study of capping layer efficiency	
5.	JC & JM: Barrier extraction and simulation of low temperature transport		Barrier extraction and model refinement	
		FP1.3 – Gate stack	S	
1.	JP: TiN/LaLuO3/n-Si, MOS-cap samples		10 wafers processed	
2.	JP: TiN/LaLuO3/n-Si, MOS-cap samples		10 wafers processed	
3.	JP: TiN/AIN/LaLuO3/p-Si, MOS-cap samples		5 wafers processed	
4.	JP: TiN/Al2O3/LaLuO3/n-Si, MOS-cap samples		5 wafers processed	
5.	JP: Overview of gate stack technology	Tyndall	Book chapter, "Nanoscale CMOS", Wiley, 2010, Chap. 2	
6.	JC: characterization and	Sapienza, AMO	Conf. contribution, Wodim, 2010	

NANOSIL D5.3 31.03.2011 6 / 39

	modeling of defects in GdSiO		Publication, J. of Vac. Sci. and Tech. B, 2011	
7.	JC: characterization of the GdSiO/Si interface.	WUT, AMO	Conference contribution, 10th ELTE Conference, 2010Publication, Microelectronics Reliability, 2011	
8.	JC: determination of the TiN/GdSiO/Si energy band scheme	ITE, AMO	Conference contribution, Wodim, 2010	
	JC: electrical characterization of interface states at LaLuO ₃		Conference contribution, Wodim, 2010	
	JC: Physical characterization (XPS, TEM, VASE) of LaLuO ₃		Conference contributions: Wodim, 2010 & INFOS 2011	
	modeling of hole capture at LaLuO ₃ /Si		Conference contribution, Wodim, 2010	
	JC: MPAS characterization of LaLuO ₃	Tyndall, FZJ	Conference contributions: Wodim, 2010 & 218 th ECS Meeting, 2010	
13.	JC: 3-pulse C-V characterization and modeling of defects in LaLuO ₃		Conference contributions: 41 st IEEE SISC 2010; 219 th ECS Meeting, 2011. Publication: Journal of Vacuum Science and Technology B, 2011	
14.	JC: influence of annealing temperature on the quality of LaLuO ₃		Conference contribution, 10th ELTE Conference, 2010	
15.	JC: Overview of electrical measurement techniques for interface state characterization	Tyndall, Chalmers, IMEP/LAHC	Book chapter, "Nanoscale CMOS", , Wiley, 2010, Chap.15	
16.	JC: characterization of electron and hole trapping in LaLuO ₃		Publication, ECS Transactions, 2010	
	1.=	FP2.1 – Si Nanowire		
1.	JP: fabrication of Si NWs for electromechanical characterization and gas sensing	ISEN-IEMN, UCL	7 wafers processed	JP. Simonato (CEA)
2.	JP: fabrication of Si NWs for mechanical characterization – fracture strain of Si at nanometer scale		6 wafers processed	(0=1.1)
3.	JP: fabrication of released Si NWs arrays to analyze stiction issues when released Si nanostructures		2 wafers processed	
4.		Tyndall, UCL	2 wafers measured (p- and n-types), approximately 50 devices measured	
5.	JC: fracture strain and surface roughness of released strained Si NWs		Fracture strain extraction: more than 300 devices measured. Surface roughness as a function of traction strain: 15 devices measured	
6.	JM: Si NWs simulations to study their sensitivity to gas as a function of their cross-section		More than 10 various Si NWs simulated	
		FP2.4 – Template self-orga		
1.	JP: Ge dot growth by MBE on wafer with oxide windows defined by Alumina Template Patterning		2 wafers with large oxide windows: one for testing chemical cleaning and the second for testing in-situ thermal cleaning and Ge growth. Ge dot growth on one wafer patterned with Alumina Template Patterning. Related reports exchanged between partners.	
2.	JP: Pt nanosphere catalyst dispersion and NW growth	Tyndall, CEA, INPG	 Exchange of blank Si (111) substrates and SOI electrode chips. Six batches, each batch contain 4 samples with dispersed Pt nanospheres (Pt NS): Batch 1 (29nm Pt NS), n-doped 	

NANOSIL D5.3 31.03.2011 7 / 39

			substrate Batch 2 (48nm Pt NS), n-doped substrate	
			Batch 3 (77nm Pt NS), n-doped substrate	
			Batch 4 (29nm Pt NS), undoped substrate	
			Batch 5 (48nm Pt NS), undoped substrate	
			Batch 6 (77nm Pt NS), undoped substrate	
			- Three sample vials containing diluted aqueous samples of Pt	
			nanospheres with three different sizes: 29nm, 48nm and 77nm.	
3.	JC: Carrier capture / emission	Chalmers / ITE_LISTUIT	- One chip with reference Si PIN	
	from Ge quantum dots	01141110107112, 001011	diodes.	
	moni do quantum doto		- One chip with Si PIN diodes with	
			4MLs of Ge wetting layer.	
			- One chip with Si PIN diodes with	
			8MLs of Ge wetting layer and QDs.	
			- p-Si Reference structure for DLTS	
			and one chip with Schottky diodes	
			processed from this structure.	
			- e-CV and I-V characterizations.	
		WP4 – JOINT CHARACTEI		
1.	JM: Final deliverable D4.6:	IUNET, IMEP,	Release of deliverable D4.6	
	"Benchmarking semi-classical	ETH,UGLA,PSUD,SYNOPS	submission of joint publication	
	and full quantum transport	YS		
	modeling tools"			
2.	JM: benchmarking of modeling		IWCE publication	
	approaches	ETH,UGLA,PSUD,SYNOPS		
		YS,UG		
	JM: Modelling of QB transport	IUNET, IMEP	IUNET Ph.D. student to IMEP	
	JM: Quantum Transport	IUNET, IMEP	IUNET Ph.D. student to IMEP	`
5.		UCL, UNEW, Leti	Analog and RF FoM extracted and	Leti
	characterization of UT2B MOSFETs		compared with other technologies	

Joint cross-WP activities (notice, that all WP3 activities are joint as well)

#	Subject/Topic	WPs involved	Partners involved	Measurable indicators (if identifiable)	
1.	JP: Investigation of temperature budget of LaLuO ₃ /TiN gate stack	WP3, WP1	KTH, AMO, FZJ	4 processed wafers	
2.	JP: LaLuO ₃ /TiN gate stack on sSOI and SOI with DS SB contacts	WP1, WP3, WP4	KTH, FZJ, AMO, IUNET	9 wafers	
3.	JP: DS SB contacts in 60 nm sSOI MOSFETs	WP1, WP3	IEMN, KTH	6 wafers processed	
4.	JP: sGe PMOSFETs with SB-contacts	WP1, WP3	Warwick, KTH	24 wafers grown 4 wafers with MOSFETs (60 % of process completed)	
5.	JP: Ge dot channel MOSFETs	WP2, WP3	USTUTT, KTH	4 wafers processed	
6.	JP: Fabrication of Nanowire-based gas sensors	FSP1.2 &FSP2.1	ISEN-IEMN, UCL	4 Wafers processed	
7.	JP: Electron-beam lithography for memory devices	FSP1.2 &FSP2.1	ISEN-IEMN, UCL	2 Wafers processed	
8.	JP: Processing of bottom-up Si NWs at CEA starting from silicided pad contacts built at UCL from a SOI wafer	FP2.1 & FP2.4	CEA, UCL	3 wafers processed	
9.	JP: Patterning of Si NWs of various widths from a strained SOI wafer: biaxial vs. uniaxial strain impact on Si surface roughness	FP2.1 & FP1.1	Juelich, UCL, UNEW	1 wafer processed	
10.	JP: Si nanowires	FP2.1 & FP2.4	INPG, CEA, Tyndall, UCL	Exchange substrates with UCL presenting predefined metallic contacts for nanowires growth	

NANOSIL D5.3 31.03.2011 8 / 39

11.	JP: MOS on buried Ge stressors	FP2.4 &WP3	USTUTT KTH	 One wafer with Ge dot layer for n-MOSFET One reference wafer without Ge dot layer for n-MOSFET One wafer with Ge dot layer for p-MOSFET One reference wafer without Ge dot layer for p-MOSFET
12.	JC: Characterization of bulk, SOI,, sSOI MOSFETs with LaLuO3/TiN gate stack and DS SB contacts	WP1, WP3, WP4	KTH, FZJ, IUNET, Warwick,	Feedback for the process optimization
13.	JC: Tunneling through high-k oxides	FP1.3 & WP4	IU.NET, Tyndall	Contribution to final report.
14.	JM: Simulation of benchmark devices	WP1, WP3, WP4	KTH, IUNET, FZJ, Warwick	
15.	JM: Simulation of strained Ge devices	WP1, WP4	Warwick, UGR, UG	Papers at ULIS 2010 and ULIS 2011
16.	JM: Numerical simulation of tunneling through high-k gate dielectrics targeting the 16 nm technology node	WP4 and FSP1.3	IUNET, CHALMERS	
17.	JM: Simulation of strained Ge transistors in SOI substrates	WP4 and FSP1.1	TUBS, FZJ	
18.	Workshop beyond CMOS	2.5 and 2.2	AMO, RWTH, KTH, USTUTT	Deliverable 2.9

41 meetings between partners (among which 10 cross WP (FP) meetings) were organized in order to stimulate the joint activities, to follow up the progress within WPs (FPs), discuss the obtained results and smooth the transfer/integration between different WPs.

Date	Place	Topic	institutions/partners)	Number of persons present*
2010	Conf. call	WP1 progress follow up	Warwick, KTH, FZ-Juelich, IUNET	6
18 May, 2010	Conf. call	WP1 progress follow up	Warwick, KTH, IUNET, FZ-Juelich, ISEN- IEMN,	8
Sept 13, 2010	Sevilla	WP1 Nanosil Meeting	Warwick, KTH, FZJ, IUNET, AMO, ISEN	10
		FP1.1 – Strain	materials	•
14 Jan, 2010	Conf. call	FP 1.1	Warwick, FZ-Juelich, MPI Halle	5
	ULIS, Glasgow	WP1 Meeting + FP 1.1	Warwick, KTH, FZ-Juelich, MPI Halle, IUNET, Granada, URV	8
every 3months	Teleconf.	Progress follow-up	Warwick, KTH, FZJ, IUNET	5-8
		FP1.2 – Schott	ky barriers	
10 Sep	Seville	progress follow up	Warwick, KTH, FZ-Juelich, IUNET, ISEN- IEMN, Tyndall	6
		FP1.3 – Gate		
2010-01- 27	Grenoble	Up-date and planning	LIVUNI, Tyndall, AMO, FZJ, IMEP/LAHC, Sapienza, WUT, ITE, URV, Chalmers	12
2010-03- 05	Telephone meeting	Up-date (mainly after new FGA results) and planning	LIVUNI, Tyndall, AMO, FZJ, IMEP/LAHC, Sapienza, WUT, ITE, URV,Chalmers	12
2010-07- 01	Bratislava		LIVUNI, Tyndall, AMO, FZJ, IMEP/LAHC, Sapienza, ITE ,Chalmers	13
2010-10- 21	Telephone meeting	Up-date and planning of final activities	LIVUNI, Tyndall, AMO, FZJ, IMEP/LAHC, Sapienza, WUT, ITE ,Chalmers	13
2010-11- 25	Telephone meeting	Up-date and planning of final activities	LIVUNI, Tyndall, AMO, FZJ, IMEP/LAHC, Sapienza, WUT, ITE ,IU.NET, Chalmers	15
2011-01- 12	Grenoble	Up-date of results for Final Report	LIVUNI, Tyndall, AMO, FZJ, IMEP/LAHC, Sapienza, WUT, ITE ,IU.NET, URV	14
		VP1.4 – More M		,
26/01/ 2010	Grenoble	Panel session: "SOI technologies: What kind or research for what	All Nanosil partners	~110 (~70 from

		kind of products?		Nanosil)
17/03	Glasgow	Workshop and panel: "High	All Nanosil partners	~90 (~70
2010		mobility nMOS substrates:	·	from
		strained-Si, Ge or III-V?"		Nanosil)
09/09	Bologna,	Workshop and panel "Simulation	All Nanosil partners	~55
2010	_ = = = = = = = = = = = = = = = = = = =	and Characterization of Statistical		
		CMOS Variability and Reliability"		
17/09/	Seville	Workshop "At the convergence	All Nanosil partners	~70
2010		between More Moore and More	•	
		Than Moore / Beyond CMOS		
		activities".		
		FP2.1 – Si Na		
25/03/201	Louvain-la-	One-day Workshop about Silicor	Tyndall, ISEN-IEMN, Juelich, EPFL,	45
0	Neuve	Nanowires	IUNET, INPG, invited speaker from Intel	
			(Ireland)	
15/06/201	Louvain-la-	Simulation of Si NWs for gas sensing	IUNET, UCL	4
0	Neuve	applications		
11/10/201	Louvain-la-	Characterization of SHE in FinFETs	UNEW, UCL	5
0	Neuve			
		FP2.2 – Carbon	electronics	•
7/13-7/14 2010	Aachen		AMO, RWTH Aachen, IUNET, Chalmers,	12 (Nanonsil) + 43 = 55
		FP2.4 – Template se	lf-organization	43 = 55
14/03/	Cork	3 rd periodic report	USTUTT, Chalmers, Julich	3
2011	00	o ponosio report		
11/02/	LLN	Nanowires FET	FMNT/INPG, UCL	3
2011				
15/10/	Teleconf.	Nanowires on colloids	Tundall, INPG, CEA, USTUTT	5
2010	Cork	1.6.1.0.1.1.00		
23/01/	Aachen	Manufactoring potential	RWTH Aachen, USTUTT, Chalmers	3
2010	,	managem g perenna	The state of the s	
17/01/	Phoenix	High frequency response	UCL, USTUTT	2
2010	1 Hoomst	riigir ir oquorioy reopones	332, 331311	_
2010		VP2.5 – Beyond C	CMOS Vision	
26/02/	Aachen	Joint workshop on "Beyond CMOS		12 (Nanosil)
2011		Routes" More details reported in		+ 5 = 17
		Deliverable D 2.7		
	1	WP4 – JOINT CHARA	ACTERIZATION	1
27/01	Grenoble	State of the art of the Deliverables		15
2010		and actions to answer Reviewers		
		recommendations		

Cross-meetings

Cross-meetii					
Date	Place	Topic	WPs	Participants	Number of persons present
27-28/01 2010	Grenoble	Annual Nanosil meeting + FP 1.1, 1.2, 1.3 Meetings	All	All Nanosil participants	
17/09/2010	Sevilla	Nanosil Workshop	All	Most partners	approx. 60
6 Oct 2010	Conf Call	Progress follow-up	WP1 & WP3	Warwick, KTH, FZ-Juelich, IUNET, ISEN-IEMN	8
11 Nov 2010	Conf Call	Progress follow-up	WP1 & WP3	Warwick, KTH, FZ-Juelich, IUNET, ISEN-IEMN	8
15 Dec 2010	Conf Call	Progress follow-up	WP1 & WP3	Warwick, KTH, FZ-Juelich, IUNET, ISEN-IEMN	8
01 Feb 2011	Conf Call	Progress follow-up	WP1 & WP3	Warwick, KTH, FZ-Juelich, IUNET, ISEN-IEMN	8
01 Mar 2011	Conf Call	Progress follow-up	WP1 & WP3	Warwick, KTH, FZ-Juelich, IUNET, ISEN-IEMN	8
30 Mar 2011	Conf Call	Progress follow-up	WP1 & WP3	Warwick, KTH, FZ-Juelich, IUNET, ISEN-IEMN	8
24.05. 2010	Stockholm	Processing of QD layers	WP3 & WP2	KTH, USTUTT, Chalmers	4
Oct 2010	Stockholm	Implementation of SB-contacts in MC simulator.	WP1, WP3, WP4	IUNET, KTH	4

NANOSIL D5.3 31.03.2011 10 / 39

1.2. Common PhD students

NoE integration is reinforced by the common/joint PhD students between different partners. In 2010-11 there were **10 common PhD students**, 2 of them defended PhD Thesis during 2010. It is Interesting to notice, that most of these PhD students are working within WP4. Additionally, it is worth to point out that six of ten PhD works devoted to two WPs (1, 2 and 4) in the same time, thus reinforcing cooperation between processing- and chatacterization/simulation- related WPs. Furthermore, majority of these PhD students being joint between industrial and academic partners enhances industry-academia interactions.

Nanosil partner 1	Nanosil partner 2	Торіс	WP(s)
STM	FMNT/INPG,	Influence of gate stack materials on transistor performance	1, 4
	CEA/LETI	at 32/22nm technological nodes	
FMNT/INPG	CEA/LETI	Electrical conduction in high-k dielectric materials	1, 4
		(defended 26/11/2010)	
CEA/LETI	FMNT/INPG	Compact modeling of multi-gate MOSFETs for integrated	4
		circuits design (defended 24/09/2010)	
CEA/LETI	FMNT/INPG	Characterization of 3D-NW MOSFETs	2, 4
INPG/FMNT	CEA	Characterization of low thermal budget high-k/metal gate	1, 4
		MOS transistors	·
Grenoble INP	ST	Electrical properties of ultra-thin film SOI MOSFETs	4
INPG/FMNT	CEA	Intégration of Si and SiGe nanowires	2
UCL	IEMN-ISEN	Fabrication guidelines for electromechanical and gas	2
		sensors based on Si nanowires	
UNEW	UCL	Wideband characterization of advanced MOS output	2, 4
		characteristics	
UNEW	UCL	Raman spectroscopy of strained Si nanodevices	1, 4

1.3. "Web-site", "Who is Who guide", "open questions", "Breaking News".

Nanosil web-site helps integration of Nanosil partners and ease exchange of information between them. A lot of useful information/documents/links can be found on the site. There exists a restricted area limited to consortium members (institutions) only where one can find for example ppt/pdf-files with presentations given by Nanosil partners or those given during different events supported by Nanosil; annual reports, selected exchanges, etc.

Updated version (2010) of Who is Who guide is available through the Nanosil web-site Public Area. Interactive information in the "partners list" and search by "competence" are introduced.

Request for Beyond Nanosil institutions to be included in "Who is Who" of associated partners is available on the web-site (public area). "Who is Who" of associated partners gathers "who is who" of institutions participated in exchanges with Nanosil partners as well as institutions involved in national projects or other collaborative actions (those interested). Updated 2010 version is available on the web-site (http://www.nanosil-noe.eu/data/document/who-who-beyond-nanosil.pdf).

We encouraged partners to provide us information about "<u>technical problems</u> they encounter <u>and open questions</u> they imagine". We request partners to provide us such information twice a year. Similarly to the previous period, no any problem/question inputs from partners were received, assuming that these issues were discussed/solved on the level of FP/WP team and were not worth to be discussed at ESC meetings.

NANOSIL D5.3 31.03.2011 11/39

<u>"Breaking news"</u> initiated last year and placed on the web-site in public area to widely advertise top-level achievements/developments within Nanosil was regularly updated.

1.4. Interaction with industrial partners

Interaction with industrial partners aims at roadmapping, assessing the results and assure theirs transferability to industry. With this regards, each FPs of Nanosil has industrial contact person or "industrial monitor". Industrial partners are invited to participate in **Executive & Scientific Committee Meetings** to develop a general strategy of network progressing/developing.

Additionally, common industry/academia **PhD students** (seven in 2010-11) and common industry (within and beyond Nanosil, as e.g. Intel, Infineon, SMEs, ...) & academia **projects** (19 running and 14 newly submitted/accepted) reinforce this exchange of knowledge.

Furthermore, academia/industry **meetings** organized by some partners (see section 5.2 for details) and **joint publications/presentations** reinforce collaboration and transfer of knowledge between academic and industrial partners.

Web-links to the **scholarships/trainings/PhD positions/etc.** available at the industry are placed on the Nanosil web-site (http://www.nanosil-noe.eu/nanosil/wp5/scholarships-and-trainin.html).

2. Collaboration with other European and national projects

During 2010-11 **thirteen European projects** (from which 10 are FP7 projects), **three international projects** (involving European countries, USA, Japan and Korea) and **twenty two national projects** (7 in UK, 5 in Poland 2 in Irland, France, Germany and Sweden, 1 in Italy and Switzerland) in the fields relevant to Nanosil are running with participation of Nanosil partners, which naturally assure a good links with this projects. As example we can talk about collaboration and exchange of knowledge between Nanosil and EuroSOI+, COMON, GRAND, STEEPER, SQWIRE...projects.

Lists of European and National projects of relevance are available on the Nanosil web-site (updated yearly), web-links to the corresponded project sites are introduced whenever possible.

Nanosil partner	Other Partners	Title of the project	National/ European/ International	Funding source
URV, UGR, UCL, IMEC, Tyndall, Chalmers LIVUNI, WUT, INPG, LETI, EPFL	Grenoble INP, URG, SOITEC, VTT, Cissoid, Phillips, ISP, IUE, WUT, Xfab, Chalmers, QUB, CSIC-CNM, IMMS, Polito, UAB, USAL, DITOCOM, ISEP, UT	EUROSOI+	European	FP7, Cooperation Programme, ICT, Coordination Action
URV, UCL, EPFL	Unik (NO), TUC (GR), UdS (FR), TU-Ilmenau (DE), ITE (PL), Infineon (DE), AMS (DE), RFMD Ltd (UK), AdMOS GmbH (DE), DOLPHIN Integration SA (FR), Melexis Inc (UA), AIM-Software (NO)	`Network)	European	FP7, People Programme, Industry- Academia Partnership & Pathway
KTH, URV, ETHZ	28 other partners	OSIRIS	European	EU FP6

	T			1
IUNET, AMO, LETI, Tyndall	UCAM DPHYS (UK)	Graphene-based Nanoelectronic Devices (GRAND)	European	EU FP7
FZJ		DECISIF (Catrene)	European	National
FZJ,	Infineon, IBM, Global	Steep Subthreshold Slope	European	EU FP7
EPFL, IUNET,	foundries, Technical Univ.	Switches		
CEA/LETI	Dortmund, Sciprom Sarl	for Energy Efficient Electronics		
02,42211	Boranana, corprom can	(STEEPER)		
Tyndall, IMEC,	Intel_Irland, Magwel nv,	Silicon Quantum wire transistors	European	EU FP7
INPG,	Soitec	(SQWIRE)	Luiopean	LOTT
	Sollec	(SQVIIVE)		
CEA/LETI, URV	INITE	TDAMO		EU EDZ
UoG	INTEL	TRAMS	European	EU FP7
IMEC		11005501		=,
UoG	Infenion, NXP	MODERN	European	ENIAC
ST, IUNET,				
LETI				
GU IMEC,	IBM	DUALLOGIC: Dual-channel	European	FP7
LETI, ST,		CMOS for sub-22 nm high		
Demokritos		performance logic		
EPFL,	Global Foundries, IBM	Steep subthreshold slope	European	FP7
IUNEŤ	Zurich, Infineon	switches for energy efficient	'	
CEA-LETI		nanoelectronics circuits		
FZJ		(STEEPER)		
ST,		ATEMOX : Advanced	European	FP7
CNRS,			Luropean	117
,		TEchnology MOdelling for		
Synopsys,		eXtra-functionality devices		
UNEW, ETHZ	VIII Outstand of	No. of college No.		ED7
UCL, KTH,	VTT, Catalan inst. of	Nanofunction, NoE	European	FP7
Grenoble-INP,	nanotechnology,			
CEA-LETI,				
Tyndall, IUNET,				
IMEC, AMO				
Tyndall	Queens University	Future Oxides and Channel	International	Science
	Belfast, Dublin City	Materials for Ultimate Scaling		Foundation
	University,	(FOCUS)		Ireland
	University of Texas at			(www.sfi.ie),
	Dallas			Invest
				Northern
				Ireland
				and National
				Science
				Foundation
INPG/FMNT	U. Stanford, Korea	CORE - transport in core/shell	International	Nanoscience
1141 3/1 1/1141	University	nanowires	memational	Foundation
USTUTT		The Excellence Initiative for New	International	
031011	*		memanonai	Institute
	Sendai, Japan.	Group IV Semiconductor Material		resources
		& Processing, (El4GroupIV)		
	Technology, Germany.			
	- IMEC Leuven, Belgium			
	- CINaM-CNRS, France.			
	- New Materials group			
	(FA-3) University of Vigo,			
	Spain.			
	-Massachusetts Inst. of			
	Technology (MIT), USA.			
	- Princeton Univ., USA			
Warwick	IMEC, Glasgow, Sheffield	Renaissance Germanium	National	EPCRC
RWTH AACHEN	AMO	Experimentelle und theoretische	National	DFG
		Untersuchung der Wirkungsweise		
		von Silizium-Nanodraht-MOSFETs		
		(experimental and theoretical		
		investigations of Si NW MOSFETs)		
KTH		SB nanowire MOSFETs	National	Swedish
IXIII		OD HAHOWING MOOI LIS	radional	Research
				Council
İ	İ			Countri

KTH		1/f noise in advanced MOSFETs	National	Swedish Research
IUNET-Udine, Bologna, Pisa		Modellistica e simulazione di transistori in grafene per applicazioni logiche ad alte prestazioni e bassa dissipazione di potenza (GRANFET)	National	Council Italian Ministry of University and Research
UPS, CEA/LETI	LPMCN, IMS	ACCENT: Multiscale simulation of carbon nanotube devices	National	ANR
UPS, IEMN, CEA/LETI	OMMIC, CIMAP	MOS35: Low-bandgap MOSFETs for high frequency/low power applications	National	ANR
Tyndall		Grant 05/IN/I888: Advanced Scalable Silicon-on-Insulator Devices for Beyond-End-of- Roadmap Semiconductors.	National	Science Foundation Ireland
Tyndall	Dublin City University, Trinity College Dublin and INTEL	Investigating Emerging Non Silicon Transistors (INVENT)	National	Science Foundation Ireland
ETHZ EPFL	IBM Zurich	ENABLER	National	Swiss NanoTera
LIVUNI	University of Ulster	A biologically plausible spiking neuron in hardware	National	EPSRC, £436k
LIVUNI		e-FuturesXD: university research in electronics	National	EPSRC with UK semiconductor and circuit designer, £650k
LIVUNI		e-Futures: university research in electronics	National	EPSRC with UK semiconductor and circuit designer, £150k
UNEW		ALD of piezoelectrics and ferroelectrics	National	CPI (Commercial)
UNEW		NanoLAB cross disciplinary research	National	EPSRC
UNEW		Ferroelectrics for nanoelectronics	National	EPSRC
WUT		Electrical characterization of dielectric-semiconductor interface in advanced MOS structures	National	Polish Ministry of Science and Higher Education
WUT		Modelling of silicon structures with low-dimensional electron gas	National	Polish Ministry of Science and Higher Education
WUT		Technology and characterization of MIS devices with double gate dielectric stacks for non-volatile semiconductor memories (NVSM) applications	National	Polish Ministry of Science and Higher Education
WUT		Modeling and investigation of the double barrier metal-oxide-semiconductor tunnel structures	National	Polish Ministry of Science and Higher Education
WUT		Technology and characterization of MIS structures with double gate dielectric stacks for non-volatile semiconductor memory (NVSM) applications	National	Polish Ministry of Science and Higher Education
FZJ		KZWEI	National	National

NANOSIL D5.3 31.03.2011 14 / 39

It is worth to mention that <u>25 new projects</u> (the same number as in 2009) have been submitted/accepted during 2010-11 by members of Nanosil, among which 6 EU projects within FP7, 1 CATRENE and 18 national projects (5 in France, 3 in UK, 2 in Spain, 2 in Ireland, 2 in Poland, 2 in Belgium, 1 in Germany, 1 in Switzerland). It is worth to point high number (14) of the projects submitted in the collaboration between two (or more) Nanosil partners, which evidence strong integration/collaboration between Nanosil partners. Surely, good collaboration between Nanosil and these new projects is foreseen.

NI	Oth	T'd C d	N-4: 17	F "	01-1
Nanosil partner	Other Partners	Title of the project	National/ European/ International	Funding source	Status (submitted/ accepted/ started)
STM, CEA/LETI, INPG/FMNT, GU, UCL, FZJ, EPFL, UGR, IUNET	Infineon, Global Foundaries, Soitec, SMEs	REsearch on optimal ArCHitecture and INteGration of 22/20nm node core digital CMOS technology- Electrical proof of concept REACHING 22	EU/National	CATRENE	Accepted
FZJ, EPFL, IUNET, CEA/LETI	Infineon, IBM, Global foundries, Technical Univ. Dortmund, Sciprom Sarl	Steep Subthreshold Slope Switches for Energy Efficient Electronics (STEEPER)	European	EU	Started on july 2010
EPFL, ETH, CEA, CNRS, UCL, Imec, KTH, ST, Sinano, Tyndall-UCC	Leuven, NXP, VTT, ITE, Thales, ULUND, UCAM, SIE, SARD	" Guardian Angels for a Smarter Planet " (GA) FET Flagship	EU	FP7	Accepted
UCL, KTH, Grenoble-INP, CEA-LETI, Tyndall, IUNET, IMEC, AMO	VTT, Catalan inst. of nanotechnology,	Nanofunction, NoE	EU	FP7	started
Tyndall, IMEC, INPG, CEA/LETI, URV	Intel_Irland, Magwel nv, Soitec	Silicon Quantum wire transistors (SQWIRE)	EU	EU FP7	started
ETHZ, CNRS STM, SNPS, UNEW	Fraunhofer, Semilab, Probion EXCICO	ATEMOX 258547	European	FP7-ICT STREP	started
LIVUNI, RWTH, AMO, Tyndall- UCC	National University of Ireland, Lot Oriel, X-FAB, SAFC Hitech Ltd	Selecting high-k for analog and RF process technologies	European	ECC, STREP	Not funded, £189k
INPG/FMNT, IEMN, CEA/ LETI, STM	IM2NP, CEA/INAC, I. Néel	QUASANOVA	National	ANR	Started
UCL	-	Towards 10 nm MOSFET	national	FNRS	started
UCL		Graphene nanoelectromechanics - A step towards a new field: StressTronics -	national	FNRS	Started 2011
ISEN-IEMN CEA-LITEN	ld3	CAMIGAZ Capteurs Autonomes MIniatures communicants pour la détection de GAZ de combats	National (ANR-Agence Nationale de la Recherche)	ANR	Accepted
RWTH, AMO		Experimentelle und theoretische Untersuchung der Wirkungsweise von Silizium-Nanodraht-MOSFETs (experimental and theoretical investigations of silicon nanowire MOSFETs)	National	DFG	Request for extension submitted in 2010

NANOSIL D5.3 31.03.2011 15 / 39

LIDO	M' III I I I I I I I I I I I I I I I I I	NANCOIM ODABLIENE	Mada	AND	
UPS, CEA/INAC & LETI,	Néel Inst., LPS, Nanotimes	NANOSIM_GRAPHENE: Simulation of Graphene-based Nanomaterials and Nanodevices: Multiscale Approaches	National	ANR	started
UPS, IEMN,	LPA, LPN	MIGRAQUEL: MIcrowave GRAphene QUantum ELectronics	National	ANR	started
UPS; CEA/LITEN,	LFPINAC, CIMAP, IPCM	SQUID PV: Silicon QUantum Dots and Investigation of Transport and Doping Phenomena for PhotoVoltaic Applications	National	ANR	submitted
UGR		Development of 1T-DRAMs cells.	National	Regional Govern- ment	Accepted
UGR		A-RAM family: the first step towards a universal memory (URAM)	National	National Govern- ment	Submitted
Tyndall		Semiconductor nanowire Transistors	National	Science Foundation Ireland	started
Tyndall	Dublin City University, Trinity College Dublin and INTEL	Investigating Emerging Non Silicon Transistors (INVENT)	National	Science Foundation Ireland	started
ETHZ EPFL	IBM Zurich	ENABLER	National	Swiss NanoTera	started
LIVUNI	University of Cambridge, Liverpool John Moores University	High permittivity dielectrics on Ge for end of Roadmap application	National	EPSRC	Started, £522k
LIVUNI	Industry: TWI, Plessey, Zarlink, Unisem, and Leeds University; and 2 SMEs: Qudos and JLS	Precision Passive Component Design & Manufacture in Micro- Module Electronics (PPM2)	National	UK Technolog y Strategy Board	Started, £320k
LIVUNI		High-efficiency rectenna arrays for solar energy collection	National	EPSRC	Submitted, £875k
WUT		Investigations on photonic sources for coherent emission from silicon integrated systems	National	Polish Ministry of Science and Higher Education	started
WUT		Application of ultrashallow fluorine implantation for improvement of radiation hardness of MOS structures for 1MeV electrons	National	Polish Ministry of Science and Higher Education	started

3. Exchanges

Four **calls for exchanges** have been issued electronically. Requests from partners have been then discussed during E&SC meetings. Last call was issued in September. However, in view of project extension, partners were allowed to perform their planned/selected exchanges untill end of February 2011.

30 exchanges (including 6 exchanges with beyond Nanosil) for the total **duration of 98 weeks** (including 24 weeks with beyond Nanosil) have been selected to be supported (call 8th to 11th). These numbers are about the same as in 2009 (and impressively higher comparing to 2008), indicating that good networking activity installed in 2009 continued in 2010.

NANOSIL D5.3 31.03.2011 16 / 39

29 exchanges (including 5 with beyond Nanosil and 2 postponed from 2009) for the total duration of 111 weeks (including 23 with beyond Nanosil) have been done during 2010-11. It is worth to point out 15 cross-WP exchanges, which serve not only as exchange of knowledge/expertise, but in the same time intensifies cooperation between WPs (particularly processing vs. simulations/modeling).

From Nanosil	To Nanosil	Topic	Duration	WP	Comments
partner	partner	·	(weeks)		
UCL	Chalmers	Si Nanowires fabrication	9	2	5 th call 2009-15
FZJ	UCL	RF measurements of dopant segregated SB-MOSFETs	1	1, 4	7 th call 2009-23
UCL	UNEW	1°Piezoresistance coefficient measurements; 2°Interface characterization of Si NW	12	2, 4	8 th call 2010-1
IUNET	UCL	Development of modeling and simulation methodologies for silicon nanowire FinFETs	13	2, 4	8 th call, 2010-2
IUNET	LIVUNI	Aligning the two pulsed C-V set-ups; starting to develop a model of trapping/ detrapping in high-k which takes into account obtained results	2	1, 4	8 th call 2010-3
UCL	UNEW	Characterization of the two-dimensional crystal-lne network of graphene by AFM and Raman Spectroscopy.	2	2, 4	8 th call 2010-4
IMEP/LAHC	Chalmers	Tunneling in metal/HfO2/Si stacks	2	1.3	8th call 2010-5
Warwick	Julich	High-k gate stacks on Ge channel MOSFETs	1	1	8 th call 2010-7
Warwick	Glasgow	Scattering from high-k dielectric interface	1	1, 4	8 th call 2010-8
Warwick	Julich	PtSi Schottky barrier contacts	1	1	8 th call 2010-9
UCL	FZJ	New steep slope device (RT-FETs with DS SB devices)	1	2, 4	8 th call 2010-11
UCL welcome	Synopsis	Si Nanowires	3 days	2, 4	8 th call 2010-12
IUNET welcome	EPFL	Monte Carlo simulation of tunnel-FETs	12	2, 4	9 th call 2010-14
INPG/FMNT	Tyndall	Electrical characterization of GIDL effects	4	1, 4	9 th call 2010-15
UNEW	INPG	1/f noise measurements in Si NWs with various levels of strain in order to understand the effects of interface quality on piezoresistance in Si	2	2, 4	2010-15 9 th 2010-16
IMEC	INPG	Tunnel FETs	1	2, 4	10 th call 2010-19
IUNET	INPG	Quantum transport in the NEGF formalism	4	4	10 th call 2010-20
IUNET	INPG	Validation of characterization techniques for back-scattering parameters by means of Monte Carlo simulations	4	4	10 th call 2010-21
UNEW	UDINE	Strained Si mobility enhancement	1	1, 4	10 th call 2010-22
UCL	IEMN	Si Nanowires fabrication and characterization	9	2	7 th call 2009-24
IMEL	IMEP	Electrical characterization of silicon nanowires systems	1	2, 4	11 th call 2010-25
IUNET	INPG	Discussion about deliverable D46 and lectures to PhD students	1	4	11 th call 2010-26
UCL	CEA	Functionalization of Si Nanowires	1	2	11 th call 2010-27
UNEW	UCL	Wide f-band characterization of UTB and ultra thin buried oxide devices	2	4	11 th call 2010-28

	BEYOND NANOSIL									
UCL welcome	ISP-Kiev	Characterization of advanced SOI- based MOSFETs	8	4	9 th call 2010-17					
IUNET welcome	IPT-RUS	Development of simulation programs for the analysis of advanced optical sensors and solar cells based on Si nanowires	4	4	9 th call 2010-18					
Tyndall welcome	ISP-Kiev	Noise measurement on junctionless transistors	6	2, 4	10 th call 2010-23					
IUNET	IPT-RUS	Upgrade of simulator developed in previous exchange (2010-18) in order to apply it to 3 dimensional devices	4	4	10 th call 2010-24					
RWTH welcome	Univ. Washington	Participation of Jeremy Witzens (Univ. of Washington) in "Beyond CMOS" workshop,	1	2	11 th call 2010-30					

4. Spreading of excellence

4.1. Support of International Schools/Workshops

Four Calls were issued for the conference/workshops/seminars support to gather the requests for such actions. Thanks to careful use of funds within WP5 (particularly because partners were asked to provide budget estimation together with their request for exchange) as well as economy from certain exchanges, this year we were able to support higher number of workshops/schools/etc.: 14 in 2010-11 comparing to 5 during previous years. Following workshops were selected by E&S Committee:

- ULIS 2010, UK (10kEuro)
- Silicon Nanowires Workshop, Belgium (750Euro),
- International SiGe Technology and device meeting, Sweden (2.5kEuro),
- International Workshop on Nanoscaled Sem-OI materials, sensors and devices, Belgium-Ukraine (11kEuro).
- SINANO Summer School, Italy (14kEuro)
- Simulation and characterization of statistical CMOS variability and reliability, Italy (2.5kEuro)
- Graduate student meeting on electronic engineering JOINTLY with training course on Compact modelling, Spain (3.5kEuro)
- MIGAS 2010, France (10kEuro)
- Workshop on Carbon Electronics "EuroCarbon Symposium", Germany (2.5kEuro)
- SINANO-NANOSIL workshop "on the convergence between More Moore, More than Moore and beyond CMOS", Spain (5kEuro)
- Workshop "Nanoelectronics: a tool to face the future", Spain (2.25kEuro)
- Final Nanosil Workshop devoted to ENI2 (European nanoelectronic infrastructure for innovation) "Nanoscale FET", Ireland (4kEuro)
- International conference "Micro&Nano", Greece (2kEuro).

More details about these events can be found in the following section and in summary-table below.

4.2. Organization of seminars/courses/workshops/tutorials

Joint **SINANO-NANOSIL Workshop** "On the convergence between More Moore, More than Moore and beyond CMOS" aiming to establish a discussion forum on the links and future of these 3 domains was organized on Sept. 13th (jointly with VP1.4), where all Nanosil partners were represented. Lectures were given by Nanosil partners from one side and by industry (Infineon, Global Foundries, IBM) from another side. Traditionally, workshop was open to a general public. More details about this event can be found in D1.10.

NANOSIL D5.3 31.03.2011 18 / 39

Special attention is worth paying to higher number of events targeting particularly **young researchers** as graduate and post-graduate students pursuing their PhD. We can refer to Sinano Sumer school organized in Italy, MIGAS organized in France, 2 workshops in Spain, etc.

It would be worth to mention that one of above-listed workshops financially supported by Nanosil was organized **jointly with beyond-Nanosil** partner and held in Kiev, Ukraine, thus allowing wider dissemination of Nanosil knowledge and intensification of **collaboration with East Europe and former Soviet Union countries**. Moreover, selected invited speakers were proposed to prepare chapters for the book which was published by Springer in 2011 (see section 5.2 for more details).

Furthermore, as was already mentioned above, **two Visionary projects** (VP 1.4 "More Moor Forum" and VP 2.5 "Beyond CMOS vision") are launched within Nanosil WP1 and WP2 in order to stimulate discussions on the new hot-topics and identify areas where the partners of the Network can make a contribution. The **discussions/workshops organized by these VPs** are open to participants within Nanosil free of charge as well as to wide audience beyond Nanosil.

Four workshops and panel sessions were organized within VP1.4 during 2010-11 (one of them jointly with Sinano-Nanosil workshop cited above). All of them are continuation and further extension of the discussions initiated in 2008-2009 and address the four topics related to particular aspects of Ultimate CMOS. First meeting or a panel session: "SOI technologies: What kind or research for what kind of products?" organized during EuroSOI Conference (January 2010, in Grenoble, France) addressed a topic related to the "Electrostatic effects in Ultimate CMOS". 6 experts (both from academia and industry) were asked to prepare in advance a couple of slides to discuss the future of research of SOI technologies versus application. Second meeting organized as a satellite event of the ULIS 2010 (March 2010, Glasgow, UK) was related to the "Alternative channel and substrate materials". Through four presentations followed by panel discussion it has addressed the issue of "High-mobility n-type substrates: strained silicon, germanium or III-V?". Third meeting organized as a satellite event of the SISPAD 2010 (September 2010, Bologna, Italy) was related to the topic "Fluctuations in ultimate CMOS". This one-day workshop provided an in depth review of the modelling, simulation and characterisation of variability and reliability issues for future CMOS. Presentations were given by industrial and academic experts. Fourth meeting was organized jointly with SINANO-NANOSIL meeting and already referred above. Brief details on VP1.4 workshops are given in the table below. More detailed description of the meetings, speakers and conclusions can be found in D1.10.

One workshop was organized within VP2.5. Workshop on "Beyond CMOS Routes" is also the continuation of the discussion started at 2008-2009. The workshop held in Aachen on Feb 23 2011 was devoted to a critical assessment of the "Beyond CMOS" area, specifically to the analysis of the activities within WP 2. The workshop addressed the most interesting alternatives to the current mainstream philosophy documented in the excellent presentations of competent speakers. Starting from an actual review of the potentials that current future CMOS technology will offer and first steps into non-conventional Si-CMOS transistors as tunnel FETs, it covered then role of specific quantum structures, prospects of Si photonics, graphene and spintronics. Please, see D2.7 for more details.

Additionally to the abovementioned workshops financially supported by Nanosil, it is worth to mention following events (14 in a total) organized by Nanosil partners in 2010-11 without direct funding

NANOSIL D5.3 31.03.2011 19 / 39

from Nanosil and open to wide public. Among them it is worth to cite a high number of large **well-known international events** as ESSDERC, EuroSOI, ULIS organized by Nanosil partners in 2010-11. Moreover, it would be important to emphasize couple meetings between **academic and industrial teams** allowing rather open discussion with direct transfer of knowledge accumulated within academia to industry (both within and beyond Nanosil) and industrial feedback on roadmapping/ perspectives/ their short- and long-term interests.

Brief details about all workshops/seminars/school/etc. organized by Nanosil partners (32 in a total) are listed in the table below.

Nanosil partner	Meeting/ seminar/ workshop/ etc.	Topic	Date & Place	Participants (institutions)	Number of persons present *	from Nanosil (yes/no)
GU	Workshop	ULIS 2010	March 2010, Glasgow	All Nanosil partners+ beyond	80	Yes
UCL	Workshop	Si Nanowires	March 2010		30/1	Yes
KTH	ISTDM	International SiGe Technology Device Meeting	May 2010		>100	Yes
UCL	Workshop	Semiconductor on Insulator	Oct. 2010	UCL, Leti, Imec, INP- Grenoble, UG, WUT, ISP-Kiev, ISP- Novosibirsk, Soitec, URV/UGR, Tyndall	+-20/40	Yes
IUNET	School	4th Sinano Summer School (mostly focused on topics related to the modeling, characterization and variability-related issues for silicon-based devices, tacking into consideration several applications (logic, memory and analog-RF). In addition, we had one special sessions related to energy-harvesting devices and solar cells.	Bertinoro, Italy on July 20 th – 23 rd 2010	Mostly from NANOSIL institutions, + NXP, INFINEON, APPLIED MATERIALS, Fraunhofer, US Universities, 4 from China 16 lecturers, mostly Europe (6 from NANOSIL) and 1 from US	40 total (about half from Nanosil)	Yes
GU	Workshop	Simulations and characterization of statistical CMOS variability and reliability	Sept. 2010, Bologna			Yes
URV	First Training Course on Compact Modeling (TCCM 2010)	The first edition of the Training Courses on Compact Modeling (TCCM) will consist of a set of lectures addressing relevant topics in the compact modeling of advanced electron devices. Most of the courses will target compact modeling issues applicable to many electron devices. In particular, emphasis will be given on MOSFETs (bulk, SOI, Multi-Gate and High Voltage MOS structures) and HEMTs.	June 30 – July 1, 2010	TUC, ITE, TU-Ilmenau, Silvaco, RFMD, Infineon (Intel), McMaster University, UGR, CINVESTAV, UniK, TU WIEN, Politecnico di Torino, CSEM SA, Univ. Of Salamanca, AdMOS GmbH, CNM, IMEP, UCL, Univ. Of Montpellier, AMS, Tyndall Institute, ON Semiconductor, UIB, Chalmers, EPFL, USTUTT, IMO (Poland), GMC Suisse, Univ. Of Giessen	20 60	Yes

NANOSIL D5.3 31.03.2011 20 / 39

LIDV	oth One divers	Nanadatania	l 00 00	TUO Hair of	20	V
URV	8 th Graduate Student Meeting on Electronic Engineering	Nanophotonics -Micro and Nanosystems - Power Electronics & Renewable Energy Systems	June 28-29, 2010	TUC, Univ. of Montpellier, CINVESTAV, McMaster University, Univ. of Giessen	30	Yes
		 Signal Processing and Data Mining Automatic Control 				
INPG/ FMNT	Summer school	MIGAS 2010, MEMS & NEMS: New Technologies and Advanced Devices	Autrans, France, June 2010			Yes
AMO	Workshop	Carbon Electronics	13/14 July 2010, Aachen	AMO, RWTH Aachen, IUNET, Chalmers	12 (Nanonsil) + 43 = 55	Yes
Grenoble INP -Sinano Institute	Workshop	SINANO-NANOSIL and VP1.4 Workshop: "On the convergence between More Moore, More Than Moore and Beyond CMOS"	Sept. 2010, Seville	All Nanosil Partners + beyond (Infineon, IBM- switzerland, etc.)	75 <i>(30)</i>	Yes
UGR	Seminar	Nanoelectronics: a tool to face the future	September 13-2010	UGR	30	Yes
INPG	Workshop	ENI2-NanoFET	March 2011, Cork	Most of Nanosil partners + industry+ SME	~50 (half from Nanosil)	Yes
IMEL/ NCSR	International Conference	Micro&Nano2010-International Conference on Microelectronics, Nanoelectronics, Nanotechnologies and MEMs	12-15 December 2010, Athens- Greece	IMEL, IMEP and several others	Inside Nanosil : 25 Outside Nanosil : 135	Yes
LETI & INPG	Panel session	SOI technologies : What kind or research for what kind of products ?	January 26 th , 2010 Grenoble, France	All Nanosil partners + Soitec, SOI Consortium, Global Foundries, Stanford Univ., etc.	110 (~70 from Nanosil)	Yes/ VP1.4
IMEC	Workshop and panel	"High mobility nMOS substrates: strained-Si, Ge or III-V?"	17/01/2010 Glasgow, UK	All Nanosil partners	~90 (~70 from Nanosil)	Yes/ VP1.4
GU & IUNET	Workshop and panel	"Simulation and Characterization of Statistical CMOS Variability and Reliability"	September 9 th , 2010 Bologna, Italy	All Nanosil partners + Toshiba, Univ. of California, Tokyo Univ., TCAD vendors, ets.	~55	Yes/ VP1.4
RWTH Aachen	Workshop	Beyond CMOS Routes (More details reported in Deliverable D2.7)	26 Feb 2011	RWTH Aachen, AMO, Chalmers, USTUTT, CEA-LETI, FZ Jülich, University of Washington, University of Dortmund		Yes/ VP2.5
UGR	Conference	ESSDERC-2010	13-17/09 2010, Seville, Spain	All NANOSIL + number of other	700	No
INPG/ FMNT	Conference	Euro-SOI 2010	Grenoble, France, January 2010	All Nanosil + beyond	~100	No
UGR	Workshop	EuroSOI 2011	19 th -21 st January 2011	All Nanosil + beyond (UT Dallas, IBM, Soitec, LEAP, etc.)	80 (about 2/3 Nanosil)	No
Tyndall	Conference	Ultimate Integration on Silicon (ULIS 2011)	Cork, Ireland, 14- 16 /03/ 2011	23 countries	80	Nanofunc tion
INPG/ FMNT	Conference	INFOS 2011	Grenoble, France, June 2011			No

INPG/		International	Nano-KISS (Intenational	Daegu,			No
FMNT		Summer	Summer School on	Korea, April			
		school	Nanoelectronics)	2011			
INPG	8	Roundtable	The contribution of SOI in the	January	Most of Nanosil	~100 (half	No
UGR			brilliant future of	2011,	partners + UT Dallas,	from	
			Nanoelectronics	Granada	IBM, Soitec, LEAP	Nanosil)	
UGR		SOI	SOI & Nanoelectronics	January	UGR	60	No
		technologies		16 th , 2011			
		for future					
		electronics					
UCL		Meeting	Characterization of advanced	Dec. 2010	UCL + Infineon	8	No
			devices				
UCL		Meeting	Design low power,	May 2010	UCL + ST	12	No
			Characterization				
UCL		Meetings	Perspectives of UTB SOI	March 2011	UCL + Soitec	5	No
			MOSFETs for analog and RF				
			applications				
WUT		Meeting	Recent developments and	November	Students	approx. 50	No
			challenges in nano- and micro-	26 th 2010			
			electronics	WUT			
WUT		Meeting	Research carried out in	October 15 th	Students	approx. 80	No
			Division of Microelectronics	2010			
			and Nanoelectronics Devices	WUT			
WUT		Meeting	Flash Memories	March 4th	Samsung, WUT	15	No
				WUT		(6 WUT, 9	
						Samsung)	

^{*} in **bold** the ones inside NANOSIL, in Italic - outside NANOSIL

4.3. University courses.

Three <u>new university courses</u> (total of 65 h) in Nanosil field have been started during 2010, which is smaller than in 2009. However, we should not consider it as a bad sign, firstly, because courses introduced in 2009 most probably continued this year and secondly, 4 meetings/schools cited above targeted particularly last-years and PhD students.

Nanosil	Title	Author	Hours
partner			
UPS	"Nanostructures for Electronics", lecture which is a part of the new Nanosciences Master co-accredited by Université Paris Sud 11 (UPS), the Institut d'optique Graduate School, the École normale supérieure (ESN) in Cachan, the École polytechnique, the École centrale Paris, SUPÉLEC et and Université de Versailles Saint-Quentin-en-Yvelines	P. Dollfus	27
USTUTT	Quantenelektronik	Prof. J. Schulze	20
WUT	Fundamentals of devices, circuits and systems technology	R. Mroczyński	18

5. Dissemination of knowledge

5.1. Inside of NoE

Dissemination of knowledge within Nanosil is provided through the Executive & Scientific Committee meetings (each 3 months), Governing Board meeting, kick-off, regular and cross WPs/FPs meetings (see section 1.1 for details). Additionally, exchanges/ trainings of personnel played an important role in information/ideas/competences exchange between partners.

NANOSIL D5.3 31.03.2011 22 / 39

5.2. Beyond NoE

Web-site of Nanosil was created in 2008. It aims to promote NoE, its activities such as workshops/ trainings and competences of Nanosil partners. Taking into account recommendations from the reviewers, during 2009 web-site was modified rather strongly in order to make information wider available to public and not restricted to consortium area and clearly identify processing, characterization & modeling platforms existing in Nanosil. Number of useful information (links, pdf files) can be found on the site even in a public area, as e.g. pdf-version of Who is Who guide (as well as Who is Who guide of beyond Nanosil partners), List of national and EU projects of relevance, training/courses/PhD thesis topics available, Agenda of Workshops, Conferences, etc.

During 2010-11 we did regular (routine) update of the information available on our web-site:

- national and EU projects;
- list of joint Nanosil publications (with corresponding doi to ease the access to the published papers);
- breaking (or "hot") news;
- agenda of conferences/workshops/schools relevant to Nanosil fields;
- list of workshops/schools supported (partially funded) by Nanosil;
- open positions;
- trainings/workshops available on the site of industrial (and semi-industrial) partners;
- etc.

32 workshops/schools/conferences/tutorials have been organized during 2010-11 by Nanosil partners, i.e. about 30% more than during 2009. Such events accessible not only to Nanosil partners but to a wide scientific community are very important to disseminate a knowledge gathered by Nanosil members and to widely promote our Network.

It is worth to point out an active participation of Nanosil partners in the **ENI2** initiative. It aims a creation of long and lasting **R&D** infrastructure (in another words ecosystem) for **European nanoelectronic innovations**, thus allowing **long-term integration** of academic institutions together with institutes, industries and SMEs. Different actions targeted strengthening the durable integration of the partners are grouped in Annex 1.

Nanosil News letter 2009 was issued in February 2010. It groups the most impressive Nanosil achievements during 2009. All flagship projects as well as simulation/characterization and processing workpackages presented their most important results. Additionally, targeting beyond Nanosil auditorium, some general information about Nanosil as well as WP5 information on the possibility for Beyond Nanosil institution to participate in the network (e.g. through exchanges and Who is Who guide on the Nanosil web-site) are included.

Nanosil NewsLetter 2009 is available on Nanosil web-site in a public area and was also e-mailed to the available mail lists.

Nanosil News letter 2010-11 is under preparation. When finished it will also be available on Nanosil and SINANO Inst. web-sites as well as e-mailed to the available mail lists.

Finally, achievements / knowledge gathered within Nanosil are widely disseminated through the publications in major international journals and participation of Nanosil members in international conferences/workshops.

- **2 books** jointly edited by Nanosil partners were published during 2010-11. First one, "Nanoscale CMOS: Innovative Materials, Modeling and Characterization", is entirely devoted to the results obtained by the groups involved in Nanosil. It addresses all WPs of Nanosil and covers both processing and characterization/modelling aspects. More details about this book can be found in D5.4. Second book "Semiconductor-on-Insulator Materials for nanoelectronics applications" was published by SPRINGER in 2011 as a result of SemOI Workshop jointly organized by UCL and ISP-Kiev and financially supported by Nanosil (see section 4.2). Comparing to the first one, it goes a bit further in addressing "more than moore" and "beyond CMOS" fields. It groups selected keynote works in the four areas: 1° new semiconductor-on-insulator materials; 2° physics of modern SemOI devices; 3° diagnostics of the SOI devices; 4° sensors and M EMS on SOI. More than half of chapters in this book were prepared by Nanosil partners.
- **33 Book chapters** (see Annex 2, separately for joint and single-partner) were prepared by Nanosil partners in 2010-11; **12** of them are **joint**. It is worth to point out very high number of book chapters written by Nanosil partners during this last period of NANOSIL.
- 114 papers (see lists of joint and single-partner papers separately in Annex 2) in high-level international journals have been prepared by Nanosil members in 2010-11, among which 98 articles are already published and 16 are accepted for publication in 2011. 40 of them are joint papers, among which 32 articles are already published, 8 are accepted for publication in 2011. Here we included only journal publications in peer reviewed journals (+IEDM conference), while the numbers will be well greater if we would take into account publications in a conference proceedings (which follow almost all conferences listed below). Only publications clearly acknowledged Nanosil are listed.
- **165 conference/workshop presentations** (see list of references in Annex 2) were given by Nanosil partners in 2010-11, among which **32 are invited presentations**. **52** and **5** of them, respectively, are **joint** presentations.

Moreover, **7 other dissemination** items (thesis, film, etc., see the list below) were done by Nanosil partners (**3** of them are **joint**).

ANNEX 1. Actions for strengthening the durable integration of the partners

All these activities will contribute to the durable integration of the partners. However, some very important specific actions have been launched for the strengthening of this durable integration:

- One partner of Nanosil NoE (Tyndall-Cork) became Members of the Sinano Institute in 2009, which is a legal entity (Scientific Association) created in January 2008 for the coordination of the European Academic Community working in the field of Nanoelectronics (launched for the durable integration of the FP6 Sinano NoE). Furthermore, six other European Institutions became Members of the Sinano Institute in 2011, in line with the new FP7 NoE Nanofunction launched at the end of the Nanosil NoE (ICN-Barcelona, VTT-Helsinki, Twente University, IES-Montpellier University, IMS Demokritos-Athens, Uppsala University).
- The Joint Processing, Joint Characterization and Modelling Platforms, which have been developed and used in the framework of the Nanosil NoE for our joint research activities are now integrated as open Research Infrastructures in the Sinano Institute and can be used by the European Academic Community, SMEs and Industry. The movie describing our platforms was realized in January 2011 in order to promote our available facilities and their accessibility to a wide scientific/industrial community.
- Nanosil Partners and Sinano Institute Members have been strongly associated to the new initiative launched in 2010 by STMicroelectronics called ENI2 (European Nanoelectronics Infrastructure for Innovation). This Infrastructure (or in another words, eco-system) is proposed to coordinate the three levels of R&D activities needed in the nanoelectronics domain. The 1st level is coordinated by the Academic Community (the main contact is the Sinano Institute, it will ensure the coordination of this level) for long term researches (fundamental understanding, test and validation of innovative materials, processes and architectures in order to identify the most promising topics for future ICT). The 2nd level is coordinated by the Integration Centres (large European pre-industrial Institutes) for technology implementation and performance assessment of the most promising topics defined at level 1 on R&D equipments, and development of high performance logic, memories and derivatives (medium term). The 3rd level is coordinated by the European industrial companies for technology exploitation as functional products, process optimisation, yield, product reliability, device and interconnect architecture and design (short term).
- A significant part of Nanosil Partners have launched a new FP7 NoE, Nanofunction, devoted to Beyond-CMOS nanodevices for adding functionalities to CMOS in the More than Moore domain (nanosensing, energy harvesting, nanocooling, RF). An important part of Nanosil

NANOSIL D5.3 31.03.2011 25 / 39

results, especially those devoted to Nanowires mainly developed in Nanosil for ultimate CMOS applications, will be used in Nanofunction for the development of advanced nanodevices to be used in future nanosystems. On the other hand, many Nanosil Partners have been involved in the FET Flagship "Guardian Angels" proposal dedicated to future autonomous ultra low power systems for health and environmental monitoring. It has been selected as a pilot project (beginning in May 2011). Some other examples of new projects launched by and involved number of Nanosil partners are FP7 STREPs STEEPER and SQWIRE.

NANOSIL D5.3 31.03.2011 26 / 39

ANNEX 2 References

A2.1. Books/Book chapters (joint): 2+12

NO.	Type of activities	Main leader/ author Partners involved	Title of event	Title of paper/presentation/etc. Emphasize if invited	WP/ FP	Date
1	Book	INPG/FMNT (Editor), Almost all partners (see D5.4 for details)	ISTE-Wiley book (650 pages)	Nanoscale CMOS: Innovative Materials, Modeling and Characterization	1-4	2010
2	Book	Tyndall, ISP-Kiev, INPG/FMNT, UCL, UGR	Springer (450 pages) Doi : 10.1007/978-3-642-151868-1	Semiconductor-On-Insulator Materials for NanoElectronics Applications	1, 2, 4	2011
3	Book chapter	O. Engstrom Chalmers, LIVUNI, Tyndall, AMO	Innovative Materials, Modeling and Characterization", ISTE – Wiley		1.3	2010
4	Book chapter	B. Majkusiak et al WUT, IUNET, ETZH	Book, "Nanoscale CMOS: Innovative Materials, Modeling and Characterization", ISTE – Wiley	Chapter 7: Modeling and simulation approaches for gate current computation	4	2010
5	Book chapter	Q. Rafhay et al. INPG, IUNET		Chapter 9: Modeling of end of the roadmap nMOSFET with Alternative channel material	4	2010
6	Book chapter	Martinez et al INPG, GU	Innovative Materials, Modeling and Characterization", ISTE – Wiley		4	2010
7	Book chapter	G. lannaccone et al, IUNET, INPG	Innovative Materials, Modeling and Characterization", ISTE – Wiley		4	2010
8	Book chapter	P. Hurley et al Tyndall-UCC, Chalmers, INPG	Book, "Nanoscale CMOS: Innovative Materials, Modeling and Characterization", ISTE – Wiley	Chapter 15: Characterization of interface defects	4	2010
9	Book chapter	Lecestre et al. IEMN/ISEN, STM	Semiconductor-On-Insulator Materials for NanoElectronics Applications, Springer	Chapter on "Confined and guided vapor-liquid-solid catalytic growth of Silicon nanoribbons: from nanowires to structured silicon-on-insultor layers		2011
10	Book chapter	Afzalian, et al. UCL, Tyndall-UCC	Semiconductor-On-Insulator Materials for NanoElectronics Applications, Springer	Chapter on "Gate modulated resonant tunneling transistor (RT-FET): performance investigation of a steep slope, high on-current device through 3D non-equilibrium green function simulations", chapter in "Semiconductor-On-Insulator Materials for NanoElectronics Applications"		2011
11	Book chapter	T. Rudenko et al ISP-Kiev, UCL	Semiconductor-On-Insulator Materials for NanoElectronics Applications, Springer	Chapter on "Special features of the back-gate effects in ultra-thin body SOI MOSFETs", chapter in "Semiconductor-On-Insulator Materials for NanoElectronics Applications"		2011
12	Book chapter	M. Bawedin et al. INPG, Leti	Semiconductor-On-Insulator Materials for NanoElectronics Applications, Springer	Chapter on "Floating-body SOI memory: the scaling	4	2011
13	Book chapter	S. Cristoloveanu et al. INPG, Leti, ST	Semiconductor-On-Insulator Materials for NanoElectronics Applications, Springer		4	2011
14	Book chapter	W. van den Daele et al INPG, IMEC	Wiley (S. Luryi et al. eds) "Future Trends in Microelectronics, from Nanophotonics to Sensors and Energy"		1, 4	2010

A2.2. Book chapters (single-partner): 21

NO.	Type of activities	Main leader/ author Partners involved	Title of event Title of paper/presentation/etc. Emphasize if invited	WP/ FP	Date
1		D. Leadley et al Warwick	Book, "Nanoscale CMOS: Innovative Chapter 1: Introduction to Part 1: Novel Materials, Modeling and Characterization", ISTE – Wiley	1	2010
2	Book chapter	D.R. Leadley, et al	Book, "Nanoscale CMOS: Innovative Chapter 3: Strained Si and Ge Channels	1	2010

		Warwick	Materials, Modeling and		
		Wai Wiok	Characterization", ISTE – Wiley		
3	Book chapter	S. Mantl, D ; Buca,	Book, "Nanoscale CMOS: Innovative Chapter 4: From thin Si/SiGe buffers to SSOI	1	2010
		FZJ	Materials, Modeling and		
			Characterization", ISTE – Wiley		
4	Book chapter	E. Dubois et al,	Book, "Nanoscale CMOS: Innovative Chapter 5: Intorduction to Schottky-barrier MOS	1	2010
		IEMN/ISEN	Materials, Modeling and architectures: concept, challenges, material		
			Characterization", ISTE – Wiley engineering and deivce integration		
5	Book chapter	E. Sangiorgi	Book, "Nanoscale CMOS: Innovative Chapter 6: Introduction to Part 2: Advanced	4	2010
		IUNET	Materials, Modeling and modeling and simulation for nano-MOSFETs		
			Characterization", ISTE – Wiley and beyond-CMOS devices		
6	Book chapter	M. Vasicek et al.	Book, "Nanoscale CMOS: Innovative Chapter 8: Modeling and simulation approaches	4	2010
		IUNET	Materials, Modeling and for drain current computation		
			Characterization", ISTE – Wiley		
7	Book chapter	B. Iniguez et al.	Book, "Nanoscale CMOS: Innovative Chapter 11: Compact models for advanced	4	2010
		URV	Materials, Modeling and CMOS devices		
			Characterization", ISTE – Wiley		
8	Book chapter	D. Flandre	Book, "Nanoscale CMOS: Innovative Chapter 13: Introduction to Part 3:	4	2010
		UCL	Materials, Modeling and Nanocharacterization methods		
			Characterization", ISTE – Wiley		
9	Book chapter		Book, "Nanoscale CMOS: Innovative Chapter 14: Accurate determination of transport	4	2010
		INPG	Materials, Modeling and parameters in sub-65 nm MOS transistors		
L			Characterization", ISTE – Wiley		
10	Book chapter	A. O'Neill et al.	Book, "Nanoscale CMOS: Innovative Chapter 16 : Strain determination	4	2010
		UNEW	Materials, Modeling and		
- 4.4		5 5 1 1 1	Characterization", ISTE – Wiley		0010
11	Book chapter	D. Flandre et al.	Book, "Nanoscale CMOS: Innovative Chapter 17: Wide frequency band	4	2010
		UCL	Materials, Modeling and characterization		
10	Book chapter	I.D. Deelsin	Characterization", ISTE – Wiley Semiconductor-On-Insulator Materials for Chapter on "SOI SMOS: A mature and still"	4	2011
12	Book chapter	UCL		4	2011
13	Book chapter		NanoElectronics Applications, Springer improving technology for RF applications" Semiconductor-On-Insulator Materials for Chapter on "Silicon-based devices and materials"	1-4	2011
13	book chapter	INPG	NanoElectronics Applications, Springer for nanoscale FETs"	1-4	2011
14	Dook shanter	F. Gamiz et al.	Semiconductor-On-Insulator Materials for Chapter on « Ultrathin n-channel and p-channel	4	2011
14	Book chapter	UGR	NanoElectronics Applications, Springer SOI MOSFETs"	4	2011
15	Book chanter	JP. Colinge et al.	Semiconductor-On-Insulator Materials for Chapter on "Junctionless transistors: physics	2, 4	2011
13	Book chapter	Tyndall-UCC	NanoElectronics Applications, Springer and properties"	2,4	2011
16	Book chapter	HN. Nguyen et al	Semiconductor-On-Insulator Materials for Chapter on "Ohmic and Schottky contact	2, 4	2011
10	Book chapter	UPS	NanoElectronics Applications, Springer SNTFET: transport properties and device	۷, ٦	2011
		01 0	performance using semi-classical and quantum		
			particle simulation""		
17	Book chapter	M Pala	Semiconductor-On-Insulator Materials for Chapter on « Quantum simulation of Silicon-	2, 4	2011
''	2001 Graptor	INPG	NanoElectronics Applications, Springer Nanowire FETs"	_, .	20
18	Book chapter	G. Gibaudo,	Semiconductor-On-Insulator Materials for Chapter on "Mobility characterization in	4	2011
		INPG	NanoElectronics Applications, Springer advanced FD-SOI CMOS devices"	•	
19	Book chapter	JP. Raskin et al	Semiconductor-On-Insulator Materials for Chapter on "Sensing and MEMS devices in	2	2011
-		UCL	NanoElectronics Applications, Springer thin-film SOI MOS technology"	•	
20	Book chapter	INPG/FMNT	Wiley (S. Luryi et al. eds) "Future Trends Silicon-based devices and materials for	1, 2, 4	2010
			in Microelectronics, from Nanophotonics nanoscale CMOS and beyond-CMO, chapter in		
			to Sensors and Energy"		
21	Publication	E. Kasper,	Horizons in World Physics. Volume 273 Positioning Ge-Dots on Si for Device	2.4	2010
		USTUTT	(ISBN: 978-1-61728-995-8) Applications/Book chapter /pp. 171-185		

A2.3. Journal publications (joint): 32+8

NO.	Title	Main author,	WP/	Title of the	Vol.,	Year	Pages	Permanent
		Partners	FP	periodical	No.			identifiers
		involved						DOI
	Defect-related excess low-frequency noise in Ge-on-Si	,	1		Vol 32	2011	pp 87-	http://dx.doi.org/1
	pMOSFETs	Warwick, IMEC		Device Letter			89	0.1109/LED.2010
								<u>.2089968</u>
	A quasi-analytical model for anowires FETs with arbitrary		4	Solid-State	Sept	2010		doi :10.1016/j.ss
	polygonal cross section	IUNET, EPFL		Electronics			934	e.2010.04.039
3	Physics of Gate Modulated Resonant Tunneling (RT)-	Afzalian et al	4	Solid State		2011		doi:10.1016/j.ss
	FETs: Multi-Barrier MOSFET for Steep Slope and High	UCL, Tyndall		Electronics			61	e.2011.01.016
	On-Current							
4	Quantum Confinement Effects in Capacitance Behavior of	A. Afzalian et al.:	4	IEEE Trans.	vol. 10,	2010	pp. 300-	10.1109/TNANO.
	Multigate Silicon Nanowire MOSFETs	Tyndall, UCL		On Nano-	march		309	2009.2039800
				technology				
5	Low temperature tunneling current enhancement in	N. Reckinger et al	1.2	Appl. Phys.	No 98,	2011	112102	10.1063/1.35675
	silicide/Si Schottky contacts with nanoscale barrier width	UCL, IEMN		Lett.	2011			46
6	Gate-edge charges related effects and performance	V. Kilchytska, UCL,	4	Solid State	Vol. 59,	2011	pp. 18-	10.1016/j.sse.20
	degradation in advanced multiple-gate MOSFETs	IMEC		Electronics	2011		24	11.01.008

				1				
	Experimental study of transconductance and mobility behaviors in ultra-thin SOI MOSFETs with standard and thin buried oxides		4	Solid State Electronics	Vol. 54, Feb. 2010	2010	pp. 164- 170	10.1016/j.sse.20 09.12.014
	Substrate impact on threshold voltage and subthreshold slope of sub-32 nm ultra thin SOI MOSFETs with thin buried oxide and undoped channel		4	Solid State Electronics	Vol. 54, Feb 2010	2010	pp. 213- 219.	10.1016/j.sse.20 09.12.021
9		D. Flandre, et al UCL, ISP-Kiev	4	IEEE Electron Dev. Lett.	Vol. 31, Sept. 2010	2010	pp. 930- 932	10.1109/LED.201 0.2055829
	Radio-Frequency Study of Dopant-Segregated n-Type SB-MOSFETs on Thin-Body SOI	C. Urban et al FZJ, UCL	1.1 &1.2	Electron Device Letters	Vol. 32,	April 2010	537 – 539	10.1109/LED.201 0.2045220
	Strain tensors in layer systems by precision ion	Trinkaus et al	1.1	J. of Applied	Vol. 107	2010	124906	doi:10.1063/1.34
12	channeling measurements Reduced electric field in junctionless transistors	FZJ, Leti JP Colinge et al, Tyndall, ISP-Kiev	2	Physics Applied Phys. Letters	Vol. 96	2010	(8 pp) 073510	15530 10.1063/1.32990 14
13	Low subthreshold slope in junctionless multigate transistors	JP Colinge et al, Tyndall, ISP-Kiev	2	Applied Phys. Letters	Vol. 96	2010	102106	doi :10.1063/1.33 58131
14	Mobility Improvement in Nanowire Junctionless Transistors by Uniaxial Strain	JP Raskin et al, UCL, Tyndall	2, 4	Applied Physics Letters	Vol. 97	2010	042114	doi :10.1063/1.34 74608
	Effect of intravalley acoustic phonon scattering on quantum transport in multigate silicon lanowires metaloxide-semiconductor field-effect transistors		2, 4	Journal of Applied Physics	Vol. 108	2010		doi :10.1063/1.34 57848
16	Random telegraph-signal noise in junctionless transistors	A. Nazarov, ISP-Ukraine,Tyndall	2, 4	Applied Phys. Letters	Vol. 98,	2011	103510. 1-3	10.1063/1.35575 05
17	Low-frequency noise in junctionless multigate transistors	D. Jang et al INPG, Tyndall	2, 4	Applied Phys. Letters	Vol. 98	2011	p. 133502	doi:10.1063/1.35
	Electrical Properties of LaLuO3/Si(100) Structures Prepared by Molecular Beam Deposition	Yu. Gomeniuk, et al. ISP-Kiev, Tyndall- UCC, AMO, FZJ, Chalmers	1.3	ECS Transactions	33 (3)	2010	pp. 221- 227	10.1149/1.34816 09
	Implementation of the symmetric doped double-gate MOSFET model in Verilog-A for circuit simulation	URV, UCL	4	Int. J. of Numerical Modelling: Electronic Networks, Devices and Fields	(2)		pp. 88- 106	·
20	Accurate prediction of the volume inversion impact on undoped Double Gate MOSFET capacitances	O. Moldovan, et al URV, UCL	4	Int. J. of Numerical Modelling: Electronic Networks, Devices and Fields	Vol 23 (6)	2010	pp.447- 457	10.1002/jnm.725
21	The equivalent thickness concept for doped symmetric DG MOSFETs	J-M. Sallese et al URV, EPFL	4	IEEE Trans. On Electron Devices		2010	pp. 2917- 2924	10.1109/TED.20 10.2071090
22	Why the Universal Mobility Is Not	S. Cristoloveanu, et al UGR, INPG	4	IEEE Trans. On Electron Devices		2010	1327- 1333	10.1109/TED.20 10.2046109
	Charging Phenomena at the Interface Between High-k Dielectrics and SiOx Interlayers		1.3	J. Telecomm. Inf. Tech.	1	2010	10 – 18	NOT available
24	CV Measurements on LaLuO ₃ Stack MOS Capacitor Using a New 3-Pulse Technique		1.3	J. of Vacuum Scie. And Technology B	Vol. 29, issue 1,	2011	01AB03 -1 – 6	10.1116/1.35332 67
25	The high-mobility bended n-channel silicon lanowires transistor	KE Moselund, et al EPFL, UNEW	2	IEEE Trans. On Electron Devices		2010	p. 866- 876	10.1109/TED.20 10.2040939
	Silicon nanowires with lateral uniaxial tensile stress profiles for high electron mobility gate-all-around MOSFETs		2	Microelectroni c Engineering	vol. 87	2010	pp. 1561- 1565	10.1016/j.mee.20 09.11.024
27	Strained Si heterojunction bipolar transistor	S Persson et al UNEW, KTH		IEEE Trans. On Electron Devices		2010	p. 1243	10.1109/TED.20 10.2045667
	Low-temperature characterization and modeling of advanced GeOI pMOSFETs: Mobility mechanisms and origin of the parasitic conduction	INPG, CEA/Leti	1, 4	SSE	Vol. 54	2010	pp. 205- 212	10.1016/j.sse.20 09.12.020
29	Direct measurement of MOSFET channel strain by means of backside etching and Raman spectroscopy on long channel devices		1, 4	IEEE Electron Device Letters		2010	pp. 419- 421	10.1109/LED.201 0.2043496
30	Detailed investigation of effective field, hole mobility and scattering mechanisms in GeOI and Ge pMOSFETs	Van den Daele et al, INPG, Leti, Imec	1, 4	SSE	Vol. 59	2011	pp. 25- 33	10.1016/j.sse.20 11.01.014
	· · · · · · · · · · · · · · · · · · ·							

	Double-gate 1T-DRAM cell using nonvolatile memory function for improved performance Capacitor-less A-RAM SOI memory: Principles, scaling	INPG, Korea N. Rodriguez et al	4	SSE	Vol. 59 Vol. 59	2011	43 pp.44-	10.1016/j.sse.20 11.01.007 10.1016/j.sse.20
	and expected performance	INPG, UGR	/A/ DE	500			49	11.01.006
	ACCE	PTED PAPERS-	· IN PR	ESS				
	High hole mobility in 65nm strained Ge-pFETs with HfO ₂ gate dielectric	Warwick, IMEC	1	Journal of Applied Physics	Accepte d Nov 2010,	r		
2	Investigation of strain engineering in FinFETs comprising experimental analysis and numerical simulations	F. Conzatti, et al IUNET, Warwick, IMEC	1, 4	IEEE Trans Electron Devices		Accept ed 2010		
3	Erbium silicide growth in the presence of residual oxygen	N. Reckinger, et al UCL, IEMN	1.2	J. Electrochem. Soc.		2011		
4	Transport and Interface States in High-k LaSiOx Dielectric	Yu. Gomeniuk ISP NAS of Ukraine, Tyndall-UCC	1.3	Microelectroni c Engineering INFOS'2011		2011	accepte d	
5	Studies of the quality of GdSiO-Si interface	M. Iwanowicz (WUT, AMO)	1.3		2011 - accepted	2011		
6	A Simplified Physical DC Model for Undoped UTB SOI and Asymmetric DGMOSFETs with Independent Gate Operation		4	Solid-State Electronics	accepted			
	Investigation of Electron and Hole Charge Trapping in LaLuO ₃ Stack MOS Capacitor Using the 3-Pulse CV Technique	LIVUNI, Julich	1.3		April 2011	2011	In print	
8	A comparative study of surface-roughness induced variability in silicon nanowire and double-gate FETs	INPG/FMNT, IUNET	2, 4		Special Issue on Variabilit y	2011		Not yet available. Accepted

A2.4. Journal publications (only single-partner): 66+8

NO.	Title	Main author,	WP/	Title of the	Vol.,	Year	Pages	Permanent
		Partners	FP	periodical	No.			identifiers
		involved						DOI
1	Effect of growth rate on the threading dislocation density		1	Semiconducto	Vol 25,	2010	085007	10.1088/0268-
	in relaxed SiGe buffers grown by reduced pressure			r Science and				1242/25/8/08500
	chemical vapour deposition at high temperature	Warwick		Technology				7
	Highly strained Si epilayers grown on SiGe/Si(100) virtual		1	Physica	Vol 8	2011	pp 952-	DOI:
	substrate by Reduced Pressure Chemical Vapour			Status Solidi			955	10.1002/pssc.20
_	Deposition St. F.	Warwick		C		0040	400	1000255
3	Mobility Enhancement in Strained n-FinFETs: Basic		4		Februar	2010	482-	10.1109/TED.20
	Insight and Stress Engineering	Esseni; IUNET-Udine		on Electron Devices	У		490	09.2037369
4	An improved empirical approach to introduce quantization		4	Semiconducto	vol 25	2010	055011	10.1088/0268-
	effects in the transport direction in multi-subband Monte		4	r Science and	- ,	2010	033011	1242/25/5/05501
	Carlo simulations	IONE I -Odille		technology	NO. J			1242/23/3/03301
5	Simple and efficient modeling of the E-k relationship and	M Bresciani et al	4		Sept.	2010	1015-	10.1016/j.sse.20
ľ		IUNET-Udine		Electronics	сори.	2010	1021	10.04.038
6	Failure of the Scalar Dielectric Function Approach for the		4	IEEE Trans.	Nov.	2010	3074-	10.1109/TED.20
	Screening Modeling in Double-Gate SOI MOSFETs and			on Electron			3083	10.2068990
	in FinFETs			Devices				
7	Pseudospectral Methods for the Efficient Simulation of	Alan Paussa et al.	4	IEEE Trans.	Dec.	2010	3239-	10.1109/TED.20
	Quantization Effects in Nanoscale MOS Transistors	IUNET		on Electron			3249	10.2081673
				Devices				
8	Electric Field Control of Spin Rotation in Bilayer		4, 2	Nano Letters	10,11	2010	4463 –	10.1021/nl10229
	Graphene	IUNET Pisa					4469	8n
		G. Fiori, et al I	4, 2	Phys. Rev. B	82, 15	2010	153404	10.1103/PhysRe
40	transistors through a multiscale approach	UNET Pisa			0	2242	0.400	vB.82.153404
10	Barrier Lowering and Backscattering Extraction in Short-		4	IEEE Trans.	57, 9	2010	2132 -	10.1109/TED.20
	Channel MOSFETs	IUNET		on Electron			2137	10.2055273
11	Model and Performance Evaluation of Field-Effect	M Chali D Michatti	4. 2	Devices IEEE Trans.	57 Q	2010	1936 –	10.1109/TED.20
11	Transistors Based on Epitaxial Graphene on SiC	G.lannaccone -	4, 2	on Electron	51, 0	2010	1930 -	10.2051487
	Transistors based on Epitaxiai Graphene on Sic	IUNET Pisa		Devices			1341	10.2031407
12	Analytical Model of One-Dimensional Carbon-Based		4. 2	IEEE Trans.	57 7	2010	1616 –	10.1109/TED.20
'-	Schottky-Barrier Transistors	G.lannaccone -	-, -	on Electron			1625	10.2049219
	Tanada Ta	IUNET Pisa		Devices				
13	Statistical Theory of shot noise in quasi-one-dimensional		4	Physical	81, 7	2010	035329	10.1103/PhysRe
	field-effect transistors in the presence of electron-electron			Review B	,			vB.81.035329
	interaction	IUNET Pisa						

14	Model of tunneling transistors based on graphene on SiC	P.Michetti, et al IUNET Pisa	4, 2	Applied Physics Letters	96	2010	133508 - 1/3	10.1063/1.33616 57
	Effects due to backscattering and pseudogap features in graphene nanoribbons with single vacancies	I. Deretzis et al IUNET Pisa	4, 2	Physical Review B	81, 8	2010	085427 - 1/5	10.1103/PhysRe vB.81.085427
16	Effective Mobility in Nanowire FETs under Quasi-Ballistic Conditions	E. Gnani, et al IUNET-Bologna	4	IEEE Trans. on Electron Devices	Vol. 57	2010	336 - 343	10.1109/TED.20 09.2035545
	A Low-Field Mobility Model for Bulk, Ultrathin Body SOI and Double-Gate n-MOSFETs With Different Surface and Channel Orientations—Part I: Fundamental Principles	IUNET-Bologna	4	IEEE Transactions on Electron Devices		2010	1567 – 1574	10.1109/TED.20 10.2049210
	A Low-Field Mobility Model for Bulk, Ultrathin Body SOI and Double-Gate n-MOSFETs With Different Surface and Channel Orientations—Part II: Ultra-Thin Silicon Films	IUNET-Bologna	4	IEEE Transactions on Electron Devices		2010	1575 – 1582	10.1109/TED.20 10.2049211
	A Low-Field Mobility Model for Bulk and Ultrathin-Body SOI p-MOSFETs With Different Surface and Channel Orientations	IUNET-Bologna	4	IEEE Transactions on Electron Devices	Vol. 57	2010	3287 – 3294	10.1109/TED.20 10.2078821
	3D simulation of triple-gate MOSFETs with different mobility regions	J. Conde et al, UCL, Mexico, Brazil	4	Microelectroni c Engineering	2011	2011		10.1016/j.mee.20 11.03.013
	Realization of ultra dense arrays of vertical silicon NWs with defect free surface and perfect anisotropy using a top-down approach		2.1	Microelectroni c Engineering		2011	on-line 4 january 2011	
	Realization of vertical silicon nanowire networks with an ultra high density by top-down approach	X.L. Han, et al ISEN-IEMN	2.1	J. of Nano- scie. and Nanotechnolog y		2010	7423- 7427	10.1166/jnn.2010 .2841
	Conduction gap in double gate bilayer graphene structure'	V. Hung Nguyen, UPS	2.2	J. Phys.: Condens. Matter	No 22	2010	115304 (6 pages)	8984/22/11/1153 04
	Negative differential resistance in zigzag-edge graphene nanoribbon junctions	V. Nam Do UPS	2.2	J. Appl. Phys.	No 107	2010	063705 (5 pages)	10.1063/1.33408 34
	Implementation of the Wigner-Boltzmann transport equation within particle Monte Carlo simulation	D. Querlioz, UPS	2 & 4	J. Comput. Electron.	No 9	2010	224-231	10.1007/s10825- 009-0281-3
26	Semi-classical and quantum transport in CNTFETs using Monte Carlo simulation	H. Nha Nguyen UPS	2.2, 4	IEEE Trans. Electron Devices		2011	798-804	10.1109/TED.20 10.2096820
	Electrical characterization of strained and unstrained silicon nanowires with nickel silicide contacts	S. Habicht, FZJ	1.1 & 1.2, 4	Nanotechnolo gy	Vol. 21, No. 10, 2010		105701 (5 pages)	10.1088/0957- 4484/21/10/1057 01
-	Ultrathin Ni Silicides With Low Contact Resistance on Strained and Unstrained Silicon	L. Knoll et al FZJ	1.1 &1.2	Electron Device Letters	Vol. 31 Issue 4	April 2010	350 - 352	10.1109/LED.201 0.2041028
29	Electrical characterization of TbScO ₃ /TiN gate stacks in MOS capacitors and MOSFETs on strained and unstrained SOI		1.1 & 3		Vol.33. No3	2010	195-202	
30	Formation of steep, low Schottky-barrier contacts by dopant segregation during nickel silicidation	FZJ	1.1 &1.2	Journal of Applied Physics	Issue 4	Jan. 2010	044510 (6 pages)	10.1063/1.32840 89
	Elastic strain and dopant activation in ion implanted strained Si nanowires	Minamisawa et al FZJ	1.1	J. of Applied Physics	Vol. 108, Issue 12	Dec. 2010	124908 (9 pages)	10.1063/1.35206 65
	Integration of LaLuO ₃ as High-k Dielectric on Strained and Unstrained SOI MOSFETs With a Replacement Gate Process		1.1 & 1.3 & 3	Electron Device Letters	Vol. 32, Issue 1	Jan. 2011	15-17	10.1109/LED.201 0.2089423
33	Rare-earth oxide/TiN gate stacks on high mobility strained silicon on insulator for fully depleted metal-oxide- semiconductor field-effect transistors		1 & 3	Vacuum	Volume 29 / Issue 1	Jan 2011		10.1116/1.35337 60
-	Rare-Earth Scandate/TiN Gate Stacks in SOI MOSFETs Fabricated With a Full Replacement Gate Process	Özben et al FZJ	1.1 & 3		Vol. 58, No 3		617 - 622	10.1109/TED.20 10.2096509
	Ge quantum dot tunneling diode with room temperature negative differential resistance	M. Oehme, USTUTT	2.4	APPLIED PHYS. LETTERS	Vol 97, Issue 1	2010	012101 (3 pages)	doi:10.1063/1.34 62069
	Multiwavelength micro-Raman analysis of strain in nanopatterned ultrathin strained silicon-on-insulator	O. Moutanabbir, et al USTUTT	1.1 & 1.2	APPLIED PHYS. LETTERS	Vol 97, Issue 5	2010	053105 (3 pages)	doi:10.1063/1.34 75399

		T. C. Danavia, at al.	2.4	IOLIDNIAL OF	Val 100	2011	022502	4-1:40 4062/4 2E
	Composition and strain in thin Si _{1-x} Ge _x virtual substrates		2.4	JOURNAL OF APPLIED	,	2011	033502	doi:10.1063/1.35
	measured by micro-Raman spectroscopy and x-ray diffraction	001011		PHYSICS	Issue 3 Feb.		(11 pages)	36508
	umacuon			11113103	2011		pages)	
38	Lateral electronic transport in 2D arrays of oxidized Si	P Manousiadis et	2.2	Journal of	Twice a	April	Not	DOI:
00	nanocrystals on quartz: Coulomb blockade effect and role		2.2	Applied	month	2011	known	1063/1.3575331
	of hydrogen passivation			Physics			vet	
39	Nanowire transistors without junctions	JP Colinge et al	2	Nature Nano-	Vol. 5,	2010		10.1038/NNANO.
	•	Tyndall		technology	No. 3			2010.15
40	LDD and Back-Gate Engineering for Fully Depleted	R. Yan et al ,	2	IEEE Trans.	Vol. 57,	2010	1319-	10.1109/TED.20
	Planar SOI Transistors with Thin Buried Oxide	Tyndall		on Electron	no 6		1326	10.2046097
				Devices				
	Variable temperature characterization of low-dimensional		2	Solid-State	Vol. 54	2010	1273-	doi:10.1016/j.sse
	effects in tri-gate SOI MOSFETs	Tyndall		Electronics			1277	.2010.05.035
42	Junctionless 6T SRAM cell	JP Colinge, Tyndall	2	Electronics	Vol. 46.	2010	1491–	10.1049/el.2010.
42	Junctionless of Shawi cell	or Collinge, Tyridali	2	Letters	No. 22	2010	1491	2736
43	Improvement of carrier ballisticity in junctionless nanowire	N.D.Akhavan et al.	2	Applied Phys.	Vol. 98	2011		
	transistors	Tyndall	_	Letters	101.00	2011	1-3	59625
	A systematic study of "NH42S passivation "22%, 10%,		1.3		109	2011	pp.	10.1063/1.35339
	5%, or 1% on the interface properties of the Al2O3 /			Applied			024101-	59
	In0.53Ga0.47As/InP system for n-type and p-type	Tyndall-UCC		Physics			1 to	
	In0.53Ga0.47As epitaxial layers						024101-	
45		D 181		0 11 1 01 1	154	2010	10	10.1010" 00
45	Compact capacitance modeling of a 3-terminal FET at		4	Solid-State	vol 54	2010		10.1016/j.sse.20
46	zero drain-source voltage	Moldovan URV	0.4	Electronics	Val 05	2010	-523	09.12.039
	High-frequency compact analytical noise model of gate- all-around MOSFETs	URV	2, 4	Semiconducto r Science &		2010	pp. 035015	10.1088/0268- 1242/25/3/03501
	all-around MOSPETS	UKV		Technology	(3)		(1-10)	5
47	Analytical Modeling of the Gate Tunneling Leakage for	G. Darbandy et al.	1.4	Solid-State	Vol 54	2010	pp.	10.1016/j.sse.20
	the Determination of Adequate High-K Dielectrics in 22	,	1, 4	Electronics	(10)	2010	1083-	10.06.015
	nm Double-Gate SOI MOSFETs	Mexico		2.000.0100	(,		1087	10.00.010
	Compact model for long-channel cylindrical surrounding-	M. Cheralathan, et	2, 4	Solid-State	Vol. 55	2011	pp. 13-	10.1016/j.sse.20
	gate MOSFETs valid from low to high doping	al		Electronics	(1)		18	10.08.015
	concentrations	URV, Mexico						
49	An analytical model for square GAA MOSFETs including		4		Vol. 54	2010	1463-	10.1016/j.sse.20
	quantum effects	UGR		Electronics			1469	10.05.032
50	Hole transport in DGSOI devices: Orientation and silicon		4, 1		Vol 54	2010	191-195	10.1016/j.sse.20
	thickness effects	UGR		Electronics				09.12.018
E1		E limonoz Molinoo	1	Comiconducto	Val 25	2010	055000	
	An in-depth simulation study of Coulomb mobility in ultra-		4	Semiconducto		2010	055002 (8pp)	10.1088/0268-
	thin-body SOI	et al	4	r Science and		2010	055002 (8pp)	10.1088/0268- 1242/25/5/05500
	thin-body SOI MOSFETs	et al UGR				2010		10.1088/0268- 1242/25/5/05500 2
	thin-body SOI	et al	4, 1	r Science and technology				10.1088/0268- 1242/25/5/05500
	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding	et al UGR		r Science and technology				10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20
52	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs	et al UGR F. Ruiz, et al UGR	4, 1	r Science and technology IEEE Transaction on Electron Devices		2010	(8pp)	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630
52	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al.		r Science and technology IEEE Transaction on Electron Devices IEEE Trans.			(8pp)	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20
52	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs	et al UGR F. Ruiz, et al UGR	4, 1	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron		2010	(8pp)	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630
52	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR	4, 1	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices	Vol57	2010	(8pp) 2925- 2933	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217
52 53	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al	4, 1	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State		2010	(8pp) 2925- 2933	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse
52 53	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR	4, 1	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics	Vol57 Vol 59	2010	(8pp) 2925- 2933 62-69	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005
52 53 54 55	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR	4, 1	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State	Vol57 Vol 59	2010	(8pp) 2925- 2933	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse
52 53 54 55	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi	4, 1	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans.	Vol57 Vol 59	2010	2925- 2933 62-69	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.1109/TED.20
52 53 54 55 56	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers	4, 1 4 1.3 1.3	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans.	Vol57 Vol 59 35 35(3)	2010 2010 2011 2010 2010	2925- 2933 62-69 1702 - 1705 257-	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064
52 53 54 55 56 57	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi	4, 1	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J.	Vol57 Vol 59 35	2010 2010 2011 2010	(8pp) 2925- 2933 62-69 1702 - 1705 - 257- G63 -	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.1109/TED.20 10.2049064 10.1149/1.35308
52 53 54 55 56 57	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers	4, 1 4 1.3 1.3	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem.	Vol57 Vol 59 35 35(3)	2010 2010 2011 2010 2010	2925- 2933 62-69 1702 - 1705 257-	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064
52 53 54 55 56 57	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the Hf02/SiOx interface by thermally stimulated currents	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers	4, 1 4 1.3 1.3	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem. Soc.	Vol57 Vol 59 35 35(3) 158(3)	2010 2010 2011 2010 2010 2011	(8pp) 2925- 2933 62-69 1702 - 1705 257- G63 - G70	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064 10.1149/1.35308 45
52 53 54 55 56 57	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the Hf02/SiOx interface by thermally stimulated currents Suppression of gate-induced drain leakage by	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers Andreas Schenk	4, 1 4 1.3 1.3	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem. Soc. Solid-State	Vol57 Vol 59 35 35(3)	2010 2010 2011 2010 2010	(8pp) 2925- 2933 62-69 1702 - 1705 257- G63 - G70 pp. 115	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064 10.1149/1.35308 45
52 53 54 55 56 57	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the HfO2/SiOx interface by thermally stimulated currents Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOI	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers Andreas Schenk	4, 1 4 1.3 1.3	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem. Soc.	Vol57 Vol 59 35 35(3) 158(3)	2010 2010 2011 2010 2010 2011	(8pp) 2925- 2933 62-69 1702 - 1705 257- G63 - G70	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064 10.1149/1.35308 45
52 53 54 55 56 57	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the Hf02/SiOx interface by thermally stimulated currents Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOI nFETs	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers Andreas Schenk ETHZ	4, 1 4 1.3 1.3 1.3	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem. Soc. Solid-State Electronics	Vol57 Vol 59 35 35(3) 158(3) No 54	2010 2010 2011 2010 2010 2011 2010	(8pp) 2925- 2933 62-69 1702 - 1705 257- G63 - G70 pp. 115 - 122	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064 10.1149/1.35308 45 doi:10.1016/j.sse .2009.12.005.
52 53 54 55 56 57	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the Hf02/SiOx interface by thermally stimulated currents Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOI nFETs Linearity and mobility degradation in strained Si	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers Andreas Schenk ETHZ	4, 1 4 1.3 1.3	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem. Soc. Solid-State Electronics	Vol57 Vol 59 35 35(3) 158(3) No 54 vol. 54,	2010 2010 2011 2010 2010 2011	(8pp) 2925- 2933 62-69 1702 - 1705 257- G63 - G70 pp. 115	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064 10.1149/1.35308 45
52 53 54 55 56 57	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the Hf02/SiOx interface by thermally stimulated currents Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOI nFETs	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers Andreas Schenk ETHZ OM Alatise, et al,	4, 1 4 1.3 1.3 1.3	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem. Soc. Solid-State Electronics	Vol57 Vol 59 35 35(3) 158(3) No 54	2010 2010 2011 2010 2010 2011 2010	(8pp) 2925- 2933 62-69 1702 - 1705 - 257- G63 - G70 pp. 115 - 122 pp.	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064 10.1149/1.35308 45 doi:10.1016/j.sse .2009.12.005.
52 53 54 55 56 57 58	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the Hf02/SiOx interface by thermally stimulated currents Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOI nFETs Linearity and mobility degradation in strained Si	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers Andreas Schenk ETHZ OM Alatise, et al, UNEW	4, 1 4 1.3 1.3 1.4	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem. Soc. Solid-State Electronics	Vol57 Vol 59 35 35(3) 158(3) No 54 vol. 54,	2010 2010 2011 2010 2010 2011 2010	(8pp) 2925- 2933 62-69 1702 - 1705 257- G63 - G70 pp. 115 -122 pp. 628- 634,	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064 10.1149/1.35308 45 doi:10.1016/j.sse .2009.12.005
52 53 54 55 56 57 58 59	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the HfO2/SiOx interface by thermally stimulated currents Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOI nFETs Linearity and mobility degradation in strained Si MOSFETs with thin gate dielectrics The impact of self-heating and SiGe strain-relaxed buffer thickness on the analog performance of strained Si	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers Andreas Schenk ETHZ OM Alatise, et al, UNEW OM Alatise et al.	4, 1 4 1.3 1.3 1.3	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem. Soc. Solid-State Electronics	Vol57 Vol 59 35 35(3) 158(3) No 54 vol. 54, no. 6,	2010 2010 2011 2010 2010 2011 2010	(8pp) 2925- 2933 62-69 1702 - 1705 257- G63 - G70 pp. 115 -122 pp. 628- 634,	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064 10.1149/1.35308 45 doi:10.1016/j.sse .2009.12.005
52 53 54 55 56 57 58 59	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the HfO2/SiOx interface by thermally stimulated currents Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOI nFETs Linearity and mobility degradation in strained Si MOSFETs with thin gate dielectrics The impact of self-heating and SiGe strain-relaxed buffer thickness on the analog performance of strained Si nMOSFETs	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers Andreas Schenk ETHZ OM Alatise, et al, UNEW OM Alatise et al. UNEW	4, 1 4 1.3 1.3 1.4 1, 4	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem. Soc. Solid-State Electronics Solid State Electronics Solid State Electronics Solid State Electronics	Vol57 Vol 59 35 35(3) 158(3) No 54 vol. 54, no. 6, vol. 54, no. 3,	2010 2010 2011 2010 2010 2010 2010 2010	(8pp) 2925- 2933 62-69 1702 - 1705 257- G63 - G70 pp. 115 - 122 pp. 628- 634, pp. 327- 335	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse 2011.01.005 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064 10.1149/1.35308 45 doi:10.1016/j.sse 2009.12.005 10.1016/j.sse.20 09.12.036 10.1016/j.sse.20 09.09.029
52 53 54 55 56 57 58 59	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the HfO2/SiOx interface by thermally stimulated currents Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOI nFETs Linearity and mobility degradation in strained Si MOSFETs with thin gate dielectrics The impact of self-heating and SiGe strain-relaxed buffer thickness on the analog performance of strained Si nMOSFETs Statistical-Variability Compact-Modeling	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers Andreas Schenk ETHZ OM Alatise, et al, UNEW OM Alatise et al. UNEW B. Cheng et al,	4, 1 4 1.3 1.3 1.3	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem. Soc. Solid-State Electronics Solid State Electronics	Vol57 Vol 59 35 35(3) 158(3) No 54 vol. 54, no. 6, vol. 54, no. 3, March	2010 2010 2011 2010 2010 2010 2010 2010	(8pp) 2925- 2933 62-69 1702 - 1705 257- G63 - G70 pp. 115 - 122 pp. 628- 634, pp. 327-	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse 2011.01.005 10.2049064 10.1109/TED.20 10.2049064 10.1149/1.35308 45 doi:10.1016/j.sse 2009.12.005. 10.1016/j.sse.20 09.09.029 10.1109/MDT.20
52 53 54 55 56 57 58 59	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the HfO2/SiOx interface by thermally stimulated currents Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOI nFETs Linearity and mobility degradation in strained Si MOSFETs with thin gate dielectrics The impact of self-heating and SiGe strain-relaxed buffer thickness on the analog performance of strained Si nMOSFETs	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers Andreas Schenk ETHZ OM Alatise, et al, UNEW OM Alatise et al. UNEW	4, 1 4 1.3 1.3 1.4 1, 4	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem. Soc. Solid-State Electronics Solid State Electronics IEEE Design State Electronics	Vol 59 35 35(3) 158(3) No 54 vol. 54, no. 6, vol. 54, no. 3, March Vol. 27,	2010 2010 2011 2010 2010 2010 2010 2010	(8pp) 2925- 2933 62-69 1702 - 1705 257- G63 - G70 pp. 115 - 122 pp. 628- 634, pp. 327- 335	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse 2011.01.005 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064 10.1149/1.35308 45 doi:10.1016/j.sse 2009.12.005 10.1016/j.sse.20 09.12.036 10.1016/j.sse.20 09.09.029
52 53 54 55 56 57 58 59 60	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the Hf02/SiOx interface by thermally stimulated currents Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOI nFETs Linearity and mobility degradation in strained Si MOSFETs with thin gate dielectrics The impact of self-heating and SiGe strain-relaxed buffer thickness on the analog performance of strained Si nMOSFETs Statistical-Variability Compact-Modeling Strategies for BSIM4 and PSP	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers Andreas Schenk ETHZ OM Alatise, et al, UNEW OM Alatise et al. UNEW B. Cheng et al, GU	4, 1 4 1.3 1.3 1.4 1, 4	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem. Soc. Solid-State Electronics Solid State Electronics Solid State Electronics Solid State Electronics IEEE Design & Test of Computers	Vol57 Vol 59 35 35(3) 158(3) No 54 vol. 54, no. 6, vol. 54, no. 3, March Vol. 27, No. 2	2010 2011 2011 2010 2010 2010 2010 2010	(8pp) 2925- 2933 62-69 1702 - 1705 257- G63 - G70 pp. 115 - 122 pp. 628- 634, pp. 327- 335 26-35	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.2109/064 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064 10.1149/1.35308 45 doi:10.1016/j.sse .2009.12.005. 10.1016/j.sse.20 09.12.036 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20
52 53 54 55 56 57 58 59 60	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the Hf02/SiOx interface by thermally stimulated currents Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOI nFETs Linearity and mobility degradation in strained Si MOSFETs with thin gate dielectrics The impact of self-heating and SiGe strain-relaxed buffer thickness on the analog performance of strained Si MOSFETs Statistical-Variability Compact-Modeling Strategies for BSIM4 and PSP Surface-energy triggered phase formation and epitaxy in	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers Andreas Schenk ETHZ OM Alatise, et al, UNEW OM Alatise et al. UNEW B. Cheng et al, GU J. Luo, et al	4, 1 4 1.3 1.3 1.4 1, 4	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem. Soc. Solid State Electronics Electronics IEEE Transactions J. Electrochem. Soc. Solid State Electronics IEEE Design & Test of Computers Applied	Vol 59 35 35(3) 158(3) No 54 vol. 54, no. 6, vol. 54, no. 3, March Vol. 27,	2010 2011 2011 2010 2010 2010 2010 2010	(8pp) 2925- 2933 62-69 1702 - 1705 257- G63 - G70 pp. 115 -122 pp. 628- 634, pp. 327- 335 26-35	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.1109/TED.20 10.2049064 10.1149/TED.20 10.2049064 10.1149/1.35308 45 doi:10.1016/j.sse .2009.12.005. 10.1016/j.sse.20 09.12.036 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20
52 53 54 55 56 57 58 59 60	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the Hf02/SiOx interface by thermally stimulated currents Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOI nFETs Linearity and mobility degradation in strained Si MOSFETs with thin gate dielectrics The impact of self-heating and SiGe strain-relaxed buffer thickness on the analog performance of strained Si nMOSFETs Statistical-Variability Compact-Modeling Strategies for BSIM4 and PSP	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers Andreas Schenk ETHZ OM Alatise, et al, UNEW OM Alatise et al. UNEW B. Cheng et al, GU	4, 1 4 1.3 1.3 1.4 1, 4	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Devices Solid State Electron Devices Solid State Electron Devices Solid State Electronics Solid State Elect	Vol57 Vol 59 35 35(3) 158(3) No 54 vol. 54, no. 6, vol. 54, no. 3, March Vol. 27, No. 2	2010 2011 2011 2010 2010 2010 2010 2010	(8pp) 2925- 2933 62-69 1702 - 1705 257- G63 - G70 pp. 115 - 122 pp. 628- 634, pp. 327- 335 26-35	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.2109/064 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064 10.1149/1.35308 45 doi:10.1016/j.sse .2009.12.005. 10.1016/j.sse.20 09.12.036 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20
52 53 54 55 56 57 58 59 60 61	thin-body SOI MOSFETs A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs An Analytical I–V Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs Multiparameter admittance spectroscopy as a diagnostic tool for interface states at oxide/semiconductor interfaces Multiparameter admittance spectroscopy Characterization of traps in the transition region at the Hf02/SiOx interface by thermally stimulated currents Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOI nFETs Linearity and mobility degradation in strained Si MOSFETs with thin gate dielectrics The impact of self-heating and SiGe strain-relaxed buffer thickness on the analog performance of strained Si MOSFETs Statistical-Variability Compact-Modeling Strategies for BSIM4 and PSP Surface-energy triggered phase formation and epitaxy in	et al UGR F. Ruiz, et al UGR J. B. Roldán, et al. UGR F.G. Ruiz et al UGR B. Raeissi Chalmers O, Engstrom, et al Chalmers B. Raeissi Chalmers Andreas Schenk ETHZ OM Alatise, et al, UNEW OM Alatise et al. UNEW B. Cheng et al, GU J. Luo, et al KTH	4, 1 4 1.3 1.3 1.4 1, 4	r Science and technology IEEE Transaction on Electron Devices IEEE Trans. on Electron Devices Solid State Electronics IEEE Trans. Electron Dev. ECS Transactions J. Electrochem. Soc. Solid-State Electronics Solid State Electronics IEEE Design & Test of Computers Applied Physics Letters	Vol57 Vol 59 35 35(3) 158(3) No 54 vol. 54, no. 6, vol. 54, no. 3, March Vol. 27, No. 2	2010 2011 2011 2010 2010 2010 2010 2010	(8pp) 2925- 2933 62-69 1702 - 1705 257- G63 - G70 pp. 115 - 122 pp. 628- 634, pp. 327- 335 26-35 031911 1-3	10.1088/0268- 1242/25/5/05500 2 10.1109/TED.20 10.2058630 10.1109/TED.20 10.2067217 doi:10.1016/j.sse .2011.01.005 10.1109/TED.20 10.2049064 10.1109/TED.20 10.2049064 10.1149/1.35308 45 doi:10.1016/j.sse .2009.12.005. 10.1016/j.sse.20 09.12.036 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20 10.1016/j.sse.20

	applications	KTH		Vaccum Science Technology				67
	Analytical modeling of direct tunneling current through gate stacks for the determination of suitable high-k dielectrics for nanoscale double-gate MOSFETs	URV, Mexico	1, 4	Semiconducto r Science and Technology	-	2011		10.1088/0268- 1242/26/4/04500 2
65	Simulation study of the on-current improvements in Ge and sGe versus Si and sSi nano-MOSFETs	F. Conzatti et al IUNET	4	IEDM	Dec.	2010		
66	Full band assessment of phonon-limited mobility in Graphene NanoRibbons	A. Betti, et al IUNET Pisa	4, 2	Proceeding of the IEDM Tech. Dig.		2010	32.2.1-4	
	ACCEI	PTED PAPERS -	IN PR	ESS				
	Effect of Ge/Si (001) epilayer thickness on structural quality	V.A. Shah, et al Warwick	1	Thin Solid Films		Acc. In 2010		
2	High quality relaxed Ge layers grown directly on a Si (001) substrate	V.A. Shah, et al Warwick	1	Solid State Electronics		Acc. in 2010		
3	CMOS Inverter based on Schottky Source-Drain MOS Technology with Low Temperature Dopant Segregation	G. Larrieu, E. Dubois (ISEN- IEMN)	1.2	IEEE Electron Dev. Lett.		2011	Accept.	
	Improvement of immunity on MeV electron radiation of MOS structures by means of ultra-shallow fluorine implantation	M. Kalisz (WUT)	4	Microelectroni cs Reliability	accepted	2011		
	Local strained silicon platform based on differential SiGe/Si epitaxy	A. Karmous, USTUTT	2.4	J. of Crystal Growth		2011		
6	Electron states in MOS system	O. Engström Chalmers	1.3	ECS Transaction 2011		2011		
	Computational Comparison of Conductivity and Mobility Models for Silicon Nanowire Devices	Martin Frey ETHZ	4		Apr.2011	2011		
8	Study of interfaces and band offsets in TiN/amorphous $LaLuO_3$ gate stacks'	I.Z. Mitrovic LIVUNI	1.3	Microelectron. Engineering	April 2011	2011	In print	

A2.5. Presentation at the Conferences and Workshops (joint): 5 + 52

NO.	Type of activities	Main leader/ author Partners involved	Title of event	Title of paper/presentation/etc. Emphasize if invited	WP/ FP	Date	Place
1	Worskhop	INPG/FMNT, NCSR	Euro Nano Day	Invited, European Nanoelectronics: the Initiatives and Networks of the Academic Community	1-4	May 2010	Grenobl e, France
2	Conference	T. Rudenko et al. ISP-Kiev, UCL		Invited: Special Features of back-gate the back gate effect in ultra-thin body SOI MOSFETs	4	Oct 25- 28, 2010	Kiev, Ukraine
3	Conference	Afzalian et al. UCL, Tyndall	SemOl conference	Invited: Barrier Resonant Tunneling Transistor: Performance investigation of a Steep Slope, High On-Current device	4	Oct 25- 28, 2010	Kiev, Ukraine
4	Conference	O. Engström Chalmers/ITE	INFOS 2011	Invited:Future high-k gate stacks: Report from a tour in the periodic system (Tutorial to be given)	1.3	June 2011	Grenobl e
5	Workshop	INPG/FMNT, Warwick, AMO Gmbh, RWTH Aachen, KTH, IUNET, UCL	INC6	Invited: NANOSIL FP7 European Network of Excellence	1-4	May 2010	Grenobl e, France
1	Conference	INPG/FMNT, IMEC	ESSDERC'2010	Experimental Analysis of Surface Roughness Scattering in FinFET devices, pp 305-308	4	Septem ber 2010.	Sevilla, Spain
2	Conference	L. Donetti, et al Granada, Warwick, KTH	ULIS 2011	On the effective mass of holes in inversion layers	1	Mar 14- 16, 2011	Cork, Ireland
3	Conference	E. Simoen, et al Warwick, IMEC		Low-frequency noise in strained and relaxed Ge pMOSFETs, p891	1	Nov 1- 4, (2010)	Shangh ai, China
4	Conference	J. Mitard, et al Warwick, IMEC	Devices and Materials (SSDM 2010)	High Hole-Mobility 65nm Biaxially-Strained Ge-pFETs: Fabrication, Analysis and Optimization, p. C-9-2	1	22-24 Sept (2010)	Tokyo, Japan
5	Conference	S.M.Thomas, et al Warwick, Glasgow,	ULIS 2010	Low temperature effective mobility measurements and modelling of high-k gated Si n-MOS and p-MOS	1	17-19 March 2010	Glasgo w, UK

		NXP		devices			
6	Conference	Afzalian et al. UCL, Tyndall	EUROSOI Conference	Variable Barrier Resonant Tunneling Transistor: A New Path Towards Steep Slope and High On- Current?	4	25-27 January , 2010	Grenobl e, France
7	Conference	Vikram Passi et al UCL, IEMN, LITEN- CEA	,	Functionalization of Silicon Nanowires for Specific Sensing	2	-	Montrea I, Canada
8	Conference	V. Kilchytska et al. UCL, IMEC	EuroSOI 2010	Gate-edge charges related effects and performance degradation in advanced multiple-gate MOSFETs	4		Grenobl e, France
9	Conference	M.K.Md Arshad et al. UCL, Leti	ULIS 2010	Improved DIBL in Ultra Thin Body SOI MOSFETs with Ultra Thin Buried Oxide and Inverted Substrate	4	March 2010	Glasgo w, UK
10	Conference	V. Kilchytska et al. UCL, IMEC	ESREF 2010	High-energy neutrons effect on strained and non- strained SOI MuGFETs and planar MOSFETs	4	October 2010	Gaeta, Italy
11	Conference	V. Kilchytska et al. UCL, Leti, UNEW	EuroSOI 2011	Ultra-thin body and BOX SOI Analog Figures of Merit	4	January	Granad a, Spain
12	Conference	T. Rudenko et al. UCL, ISP-Kiev	EuroSOI 2011	Impact of mobility variation on threshold voltage extraction by transconductance change and gm/ld methods in advanced SOI MOSFETs	4	January	Granad a, Spain
13	Conference	V. Kilchytska et al. UCL,Leti	ULIS 2011	High-temperature perspectives of UTB SOI MOSFETs	4	March 2011	Cork, Irland
14	Conference	T. Rudenko et al. UCL, ISP-Kiev	ULIS 2011	Influence of Drain Voltage on MOSFET Threshold Voltage Determination by Transconductance Change and gm/ld Methods	4	March 2011	Cork, Irland
15	Conference	S. Makoveev et al. UNEW, UCL, Leti	ULIS 2011	Self-Heating and Substrate Effects in Ultra-Thin Body Ultra-Thin BOX Devices	4	January 2011	Cork, Irland
16	Conference	V. Passi et al. UCL,ISEN-IEMN	Micro Electro Mechanical Systems Conf., MEMS'2010	Backgate bias and stress level impact on giant piezoresistance effect in thin silicon films and nanowires'	2.1	2010	Hong- Kong
17	Conference	UPS, IUNET	on Computational Electronics (IWCE 2010)	Comparison of semiclassical transport formulations including quantum corrections for advanced devices with high-k gate stacks, Proc∴ p.319-322	4	27-29 October 2010	Pisa, Italy
18	Conference	Turchanikov, V., et al. IMEL, ISP-Kiev		"Comparative studies of single- and double- nanocrystal layer NVM structures: Charge accumulation and retention", pp. 103-104	2.2	2010	Nis, Serbia
19	Conference	JP Raskin, UCL, Tyndall	IEEE International SOI Conference	Mobility Improvement in Nanowire Junctionless Transistors by Uniaxial Strain	2	Oct 2010	USA
20	Conference	A. Nazarov, ISP-Ukraine, Tyndall	EUROSOI 2011	Extraction of flat-band voltage and parasitic resistance in junctionless MuGFETs	2	Jan 2011	Spain
21	Conference	Yuri Y. Gomeniuk ISP Kiev, Tyndall- UCC	INFOS 2011	Transport and Interface States in High-k LaSiOx Dielectric	1.3	21 June 2011	Grenobl e
22	Conference	UCC, KTH, AMO,FZJ	Ukrainian-French Seminar	Electrical properties of high-k LaLuO3 gate oxide for SOI MOSFETs	1.3	24-26 October 2010	Kyiv
23	Conference	Yuri Y. Gomeniuk ISP-Kiev, Tyndall- UCC, AMO, FZJ, Chalmers	ECS-218 (2010)	Electrical Properties of LaLuO3/Si(100) Structures Prepared by Molecular Beam Deposition	1.3	13 October 2010	Las Vegas
24	Conference	Tyndall-UCC, AMO, Jülich	WoDiM 2010	The onset of electrical stress in 3nm and 6nm molecular beam deposited LaLuO3 MOSCAPs on n-Si(100) substrates using a TiN metal gate and an Al back contact	1.3	28-30 th June 2010	Bratisla va, Slovaki a
25	Conference	M. Balaguer, et al, URV, UGR	EUROSOI	An analytical compact model for Schottky-Barrier Double Gate MOSFETs	1, 4	January 2010	Grenobl e (France
26	Conference	R. Ritzenthaler, et al. URV, CEA/Leti, INPG	EUROSOI	A 2D analytical model of threshold voltage for Pi-gate FinFET transistors	4	January 2010	Grenobl e (France
27	Conference		(ESSDERC)	Characteristics in Pi-gate FinFET Transistors	4	Septem ber 2010	Sevilla (Spain)
28	Conference	INPG	conference	Parasitic Back-Inferface Conduction in Planar and Triple-Gate SOI Transistors	4	2010	San Diego (USA)
29	Conference	R. Ritzenthaler, et al URV, CEA/Let, INPG		A Short-Channel Analytical Model for Triple-gate and Planar FDSOI Transistors	4	2011	Granad a (Spain)

30	Conference	M. Cheralathan, et al URV, UGR	EUROSOI	A Compact Double-Gate MOSFET Model Consistent with a MultiSubband Ensemble Monte Carlo Model	4	2011	Granad a (Spain)
31	Conference	M. Cheralathan,et al URV, UGR, IUNET		Analytical Drain Current Model Reproducing Advanced Transport Models in nanoscale Double-Gate (DG) MOSFETs	4	2011	Cork (Ireland
32	Conference	B. Raeissi, Chalmers, ITE, AMO, FZ Julich	16 th Workshop on Dielectrics in Microelectronics (Wodim)	Interface state properties of high-k/SiOx/Si interfaces portrayed by multiparameter admittance spectroscopy	1.3	June 28 - 30, 2010	Bratisla va
33	Conference	O. Engström Chalmers, INPG, FZJ, AMO	in Microelectronics (Wodim)	Capture cross sections for holes at LaLuO/Si interfaces	1.3	- 30, 2010	Bratisla va
34	Conference	I.Z. Mitrovic et al LIVUNI, Julich	INFOS'2011	Study of interfaces and band offsets in TiN/amorphous LaLuO ₃ gate stacks'	1.3	21-24 June 2011	Grenobl e, France
35	Conference	N. Sedghi et al LIVUNI, Julich	219th ECS Meeting	Investigation of Electron and Hole Charge Trapping in LaLuO ₃ Stack MOS Capacitor Using the 3-Pulse CV Technique	1.3	1-6 May 2011	Montrea I, Canada
36	Workshop	N. Sedghi et al LIVUNI, Julich	Wodim 2010	CV Measurements on LaLuO ₃ Stack MOS Capacitor Using a New 3-Pulse Technique	1.3	28-30 June 2010	Bratisla va, Slovaki a
37	Conference	N. Sedghi/ LIVUNI, Julich	41st IEEE SISC 2010	Charge Trapping in LaLuO₃ MOS Capacitors using a New 3-Pulse CV Technique	1.3	Decem ber 2010	San Diego, USA
38	Conference	S Makovejev, et al UNEW, UCL	SiRF	RF extraction of self-heating effects in FinFETs of various geometries	4	January 2011	Phoenix ,USA
39	Conference	S Makovejev, et al UNEW, UCL	ULIS	Self-heating effect characterisation in SOI FinFETs	4	March 2010	Glasgo w, UK
40	Conference	E Escobedo-Cousin et al UNEW, UCL	MRS	Characterizing the effect of uniaxial strain on the surface roughness of Si nanowire MEMS-based microstructures	1, 2, 4	Novem ber 2010	Boston, USA
41	conference	E. Sangiorgi et al. IUNET, WUT, GU, UPS,	MIEL conference	Drain Current Computation in Nanoscale nMOSFETs: Comparison of Transport Models	4	May 2010	Serbia
42	Conference	al. IUNET-Udine and KTH	International Conference on Ultimate Integration	Multi-subband Monte Carlo simulation of fully- depleted silicon-on-insulator Schottky barrier MOSFETs	4, 1	March 2010	UK
43	Conference	M. Schmidt, et al AMO, RWTH	11th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)	Mobility Extraction in sub 10nm Nanowire nMOSFETs with Gadolinium-Silicate as Gate Dielectric	1.3, 2.1	Feb. 2011	USA
44	Conference	J. Jasiński (WUT, FZJ)	10th ELTE Conference 2010	Influence of annealing temperature on MOSCAPs with LaLuO gate oxide	1.3	2010	Poland
45	Conference	M. Iwanowicz (WUT, AMO)	10th ELTE Conference 2010	Studies of the quality of GdSiO-Si interface	1.3	2010	Poland
46	Conference	I. Ben-Akkez et al INPG, ST, CEA/Let	ULIS	Characterization and modeling of capacitances in FD-SOI devices	4	2011	Irland
47	Conference	A.Nazarov et al Tyndall-UCC, ISP- Kiev	ULIS	Extraction of channel mobility in nanowires MOSFETs using Id(Vg) characteristics	2, 4	2011	Irland
48	Conference	Q. Rafhay, et al. INPG, Cea/Leti	ULIS	Revised approach for the characterization of GIDL	4	2011	Irland
49	Conference	M. Schmidt, et al FZJ, CEA/Let	ULIS	Impact of strain and Ge concentration on the performance of planar SiGe band-to-band tunneling transistors	1	2011	Irland
50	Conference	A. Hubert et al INPG, Leti	ESSDERC	Experimental comparison of programming mechanisms in 1T-DRAM	4	2010	Spain
51	Conference	K. Tachi et al INPG/FMNT, CEA/Leti, ST,	ESSDERC'2010	SD Source/Drain doping optimization in multi-channel MOSFET	4	13-17 Septem ber 2010,	Sevilla, Spain
52	Conference	N. Rodrigez, et al. INPG/FMNT, UGR	ESSDERC'2010	Origins of universal mobility violation in SOI MOSFETs	4	13-17 Sept. 2010	Sevilla, Spain

A2.6. Presentation at the Conferences and Workshops (single-partner): 27+81

NO.	Type of activities	Main leader/ author Partners involved	Title of event	Title of paper/presentation/etc. Emphasize if invited	WP/ FP	Date	Place
1	Conference	INPG/FMNT	French-Ukrainian symposium and SemOI conference	Invited: Elastic and inelastic scattering in SiNWs	2.4, 4	October 2010	Kiev, Ukraine
2	Workshop	INPG/FMNT	Nanosil SiNano Workshop	Invited: Nanowires in the Beyond CMOS and More than Moore perspectives: Electro-mechanical properties	2, 4	17 Sept. 2010	Sevilla, Spain
3	Workshop	INPG/FMNT	Minatec Crossroads	Invited: European Research Roadmap for Nanoelectronics	1-4	June 2010	Grenobl e, France
4	Conference	INPG/FMNT	6th International SemOI Conference & 1st Ukrainian- French Seminar on SOI	Invited: Silicon-based devices and materials for nanoscale FETs	1, 2, 4	October 2010	Kiev, Ukrainia
5	Conference	INPG/FMNT		Invited: The Sinano Institute: European Networks and Projects in the fields of More Moore, More than Moore and Beyond-CMOS	1-4	Decem ber 2010	Athens, Greece
6	Invited talk	КТН	27 th International Conference on Microelectronics (MIEL)		1, 3	16-19 May 2010	NIS, Serbia
7	Invited talk	КТН	18th International Conference on Advanced Semiconductor Devices and Microssystems (ASDAM)		1, 3	2010	Smoleni ce, Slovaki a
8	Invited talk	КТН		Invited: Integration of metallic source/drain (MSD) contacts in nanoscaled CMOS technology	1, 3	2010	Shangh ai
9	Conference	G. lannaccone IUNET	European Conference on Nanotechnologies	Invited: Graphene as a material for nanoelectronics (invited - ab #1198	2, 4	26 April 2010	ver
10	Conference	G.lannaccone IUNET	SISPAD	Invited: Transport and noise properties of graphene- based transistors revealed through atomistic modelling)	2, 4	6 Septem ber 2010	Bologna
11	Conference	V. Kilchytska et al. UCL	SemOl conference	Invited: Effects of high–energy neutrons on advanced SOI MOSFETs	4	Oct 25- 28, 2010	Kiev, Ukraine
12	Conference	P. Dollfus, UPS	on SOI materials, devices and cicuits	Invited: Ohmic and Schottky contact CNTFET: Transport properties and device performance using semi-classical and quantum particle simulation	2.2, 4	24-28 October 2010	Kiev, Ukrainia
13		P. Dollfus, UPS		Invited: Quantum transport of Dirac fermions in graphene nanostructures, Proc.: p.39-44	2.2, 4	27-29 October 2010	Pisa, Italy
14	Invited lecture	FZJ/ Buca	Seminar Invitation	Invited: From Strained Si to strained Si on Insulator	1.1	08.Nov. 2010	Shangh ai China
15	Invited lecture	FZJ/ Mantl	Conference	Invited: High mobility Si-Ge channel and high-k materials for NanoMOSFETs	1, 3	24-May 2010	Stockho Im/ Sweden
16	Invited lecture	FZJ/ Mantl	Nanosil Workshop		1, 3	13.09. 2010	Seville, Spain
17	Conference	A. G. Nassiopoulou, IMEL	International Conference on Nanomaterials (ICN 2010)	Invited: "Nanostructures on Si by Electrochemistry and their Applications"	2	27-29 April 2010	Kottaya m, India
18	Conference	A. G. Nassiopoulou, IMEL	7th International Conference on Porous Semiconductors Science and Technology – PSST 2010	Tutorial: "Porous Si for Electronics and Sensors"	2.2	14-19 March 2010	Valenci a, Spain
19	Conference	A. G. Nassiopoulou, IMEL		Invited: "Photoluminescence from silicon nanocrystal ensembles: effect of exciton migration and role of surface vibration modes"	2.2	21-25 June 2010	Santori ni, Greece
20	Conference	JP Colinge, Tyndall	6th International SemOI Workshop on Nanoscaled Semiconductor-on-Insulator Materials, Sensors an Devices	Invited: Junctionless transistors: physics and properties	2	Nov. 2010	Ukrain e
21	lecture	R. Mroczyński WUT	12 th Polish Seminar "lon techniques"	Invited: Plasma techniques applications in the technology of non-volatile semiconductor memory (NVSM) devices	1.3	2-5 March 2011	Szklars ka Poręba,

							Poland
22	lecture	R. Mroczyński WUT	XII Warsaw Festival of Science	Invited: How the integrated circuit is made?	1	Septem ber 2010	Warsav
23	Tutorial Course	B. Iñiguez URV	ESSDERC	Invited: Compact Thin-Film SOI MOSFET Modelling		2010	Sevilla (Spain)
24	Tutorial Course	B. Iñiguez URV	TCCM	Invited: Compact Small-Signal FET Modelling		2010	Tarrago na (Spain)
25	Conference	O. Engström Chalmers	219 ECS Meeting	Invited: Electron states in MOS system (to be presented)	1.3	6, 2011	Montrea I
26	Conference	O, Engstrom Chalmers	218 ECS Meeting,	Invited: Multiparameter Admittance Sepctroscopy	1.3	Oct. 10 - 15, 2010	Las Vegas
27	Invited lecture	FZJ/ Mantl	International Symposium on Integrated Functionalities	Invited: Ternary high-k oxides for nanoscale logic devices	1, 3	13.06. 2010	Puerto Rico
1	Conference	M. Myronov, et al Warwick,		Monolayer thickness control during epitaxial growth of high Ge content strained Ge/SiGe multilayers by RP- CVD	1	August 8-13, 2010	Beijing, China
2	Conference	Van Huy Nguyen, et al Warwick,	UK Semiconductors,	Defect Evaluation in Ge and Si _{1-x} Ge _x Epitaxial Layers using an Iodine-Based Selective Etchant	1	July 7-8 (2010)	Sheffiel d, UK
3	Conference	A. Dobbie, et al Warwick,	UK Semiconductors,	Thermal Stability of Strained Ge Layers Grown on Reverse-Graded $Si_{0.2}Ge_{0.8}$ Relaxed Buffers by RP-CVD	1	July 7-8 (2010)	Sheffiel d, UK
4	Conference	V.A. Shah et al. Warwick,	UK Semiconductors,	Thickness studies of high quality Ge layers on Si (001) substrates.	1	July 7-8 (2010)	Sheffiel d, UK
5	Conference	Xue-Chao Liu, et al Warwick,	UK Semiconductors,	Growth and characterization of Ge/Si _{0.4} Ge _{0.6} multiple quantum wells		July 7-8 (2010)	Sheffiel d, UK
6	Conference	A. Dobbie, et al Warwick,	E-MRS 2010 Spring Meeting	Relaxation of Strained Germanium Layers Grown on $Si_{0.2}Ge_{0.8}$ Relaxed Buffers by RP-CVD with in-situ H_2 Annealing		June 7- 11, 2010	Strasbo urg, France
7	Conference	M. Myronov, et al. Warwick,	E-MRS 2010 Spring Meeting	Epitaxial growth of Ge layers by RP-CVD using Digermane precursor		June 7- 11, 2010	Strasbo urg, France
8	Conference	M. Myronov et al. Warwick,	E-MRS 2010 Spring Meeting	Highly strained Si epilayers grown on SiGe/Si(100) virtual substrates by RP-CVD		June 7- 11, 2010	Strasbo urg, France
9	Conference	V.A. Shah, Warwick,	ISTDM 2010	High quality relaxed Ge layers grown directly on a Si (001) substrate.		24-26 May 2010	Stockho Im, Sweder
10	Conference	Xue-Chao Liu et al Warwick,	ISTDM 2010	Non-destructive thickness characterization of Si and Ge based heterostructure by x-ray diffraction and reflectivity	1	24-26 May 2010	Stockho Im, Sweder
11	Conference	A. Dobbie et al Warwick,	MRS Spring Meeting	Investigation of the Thermal Stability of Strained Ge Layers by Reduced-Pressure Chemical Vapour Deposition on Relaxed Si _{0.2} Ge _{0.8} Buffers		April 5- 9 2010	San Francis co, USA
12	Conference	G. lannaccone IUNET	International Workshop on Computational Electronics	A multi-scale approach for performance assessment of hydrogenated graphene Field-Effect Transistors	2, 4	28 October 2010	Pisa
13	Conference	A. Betti IUNET	International Workshop on Computational Electronics	Enhanced shot noise in carbon nanotube FETs due to electron-hole interaction		28 october 2010	Pisa
14	Conference	V.Bonfiglio IUNET	International Workshop on Computational Electronics	Evaluation of threshold voltage dispersion in 45 nm CMOS technology with TCAD-based sensitivity analysis		27 october 2010	Pisa
15	Conference	A. Betti IUNET	IEDM 2010	Full band assessment of phonon-limited mobility in Graphene NanoRibbons,		decemb er 2010	San Francis co
16	Conference	Afzalian et al. UCL	ESSDERC	Breaching the kT/Q Limit with Dopant Segregated Schottky Barrier Resonant Tunneling MOSFETs: a Computationnal Study		Sept. 13-17 2010	Sevilla, Spain
17	Conference	J. Conde at al. UCL,Cinestav- Mexico	MIEL 2010	3D Simulation of Triple-Gate MOSFETs	4	May 2010	Nis, Serbia
18	Conference	I. Garduno et al, UCL, Cinestav- Mexico	MIEL 2010	Modeling of main leakage currents and their contribution to channel current in Fin-FETs	4	May 2010	Nis, Serbia

		ISEN-IEMN	Society Spring Meeting	vertical Si nanowires arrays		2010	urg
00	0 (7 . 0	ŕ	0.4		France
20	Conference	X.L. Han ISEN-IEMN		Realization of ultra dense arrays of vertical silicon NWs with defect free surface and perfect anisotropy using a top-down approach	2.1	19-22 Sept 2010	Genoa Italy
21	Conference	V. Talbo, UPS		Fully self-consistent simulation of silicon nanocrystal- based single-electron transistors, Proc.: p. 151-154	2.4	27-29 October 2010	Pisa, Italy
22	Conference	V. Hung Nguyen, UPS		Quantum transport of Dirac fermions in graphene field effect transistors, Proc.: p. 9-12	2.2	6-8 Septem ber 2010	Bologna , Italy
23	Conference	M. Schmidt, et al AMO		Mobility Extraction in sub 10nm Nanowire nMOSFETs with Gadolinium-Silicate as Gate Dielectric	1.3, 2.1	16 March 2011	Cork, Ireland
24	Conference	A. Karmous, USTUTT	Ultimate Integration on Si ULIS2011	Ge Quantum Dot Schottky diode operated in a 89GHz Rectenna / Poster / Proc. pp. 74-76	2.4	March 2011	Cork, Ireland
25	Workshop	E. Kasper, USTUTT	NANOSIL-Workshop Beyond-CMOS	Quantum Structures beyond CMOS / Presentation	2	Februar y 2011	Aachen, German y
26	Conference	H. Xu, USTUTT		Integrated W-Band RECTENNA (Rectifying Antenna) with Ge Quantum Dot Schottky Diode/ Presentation	2.4	17-19 January 2011	Phoenix , Arizona, USA
27	Workshop	E. Kasper, USTUTT		High frequency behaviour of Ge pin junctions / Presentation / Digest of Papers (2010)1-3.	2	29-30 January 2010	Sendai, Japan
28	Conference	S. Gardelis and A. G. Nassiopoulou, IMEL		Colleration of light emission properties with exciton migration in silicon nanocrystal ensembles	2.2	14-19 March 2010	Valenci a, Spain
29	Conference	JP Colinge, Tyndall	EUROSOI Conference	since Substrate bias effects in MuGFETs		Jan. 2011	Grenob le
30	Conference	JP Colinge, Tyndall	EUROSOI Conference	3D Simulation of RTS Amplitude in Accumulation- Mode and Inversion-Mode Trigate SOI MOSFETs	2, 4	Jan. 2011	Grenob le
31	Conference	JP Colinge, Tyndall	EUROSOI Conference	Comparison of Breakdown Voltage in Bulk and SOI FinFETs	2, 4	Jan. 2010	Grenob le
32	Conference	JP Colinge, Tyndall	WOLTE 9 - Ninth International Workshop on Low Temperature Electronics	Gate nMOSFETs	2, 4	Aug 2010	Brazil
33	Conference	JP Colinge, Tyndall	ESSDERC	Junctionless Nanowire Transistor (JNT): Properties and Design Guidelines	2	Sept 2010	Spain
34	Conference	JP Colinge, Tyndall	Solid-State Devices and Materials Conference (SSDM)	Analysis of the Junctionless Transistor Architecture	2	Sept 2010	Japan
35	Conference	JP Colinge, Tyndall	Solid-State Devices and Materials Conference (SSDM)		2	Sept 2010	Japan
36	Conference	JP Colinge, Tyndall	EUROSOI 2011	Comparison of the switching speed in junctionless and accumulation-mode gate-all-around nanowire transistors		Jan 2011	Spain
37	Conference	R. T. Doria, USP-Brazil, Tyndall	EUROSOI 2011	Analytical Model for the Threshold Voltage of Junctionless Nanowire Transistors	2, 4	Jan 2011	Spain
38	Conference	JP Colinge, Tyndall	ULIS 2011	Performance Investigation of Short-channel Junctionless Multigate Transistors		March 2011	Ireland
39	Conference	Tyndall-UCC	INFOS 2011	Investigation of bulk defects in amorphous and crystalline HfO2 thin films	1.3	2011	Grenobl e
40	Conference	G. Darbandy, et al, URV	EUROSOI	Analytical Modeling of Direct Tunnelling Current through SiO2/high-k Gate Stacks for the Determination of Suitable High-k Dielectrics for Nanoscale Double- Gate MOSFETs	1, 4	January 2010	Grenobl e (France)
41	Conference	M. Cheralathan, et al URV		Compact potential and current model for long-channel doped cylindrical surrounding-gate MOSFETs	2, 4	March 2010	Glasgo w (UK)
42	Conference	M. Schwarz, et al URV	ULIS	2D closed-form model for the source/drain orthogonal electric field in lightly-doped Schottky-Barrier Double-Gate MOSFETs	1, 4	2010	Glasgo w (UK)
43		M. Schwarz, et al URV	Session	2D Analytical Calculation of the Tunneling Current in Lightly Doped Schottky Barrier Double-Gate MOSFET	1, 4	2010	Sevilla (Spain)
44	Conference	M. Schwarz, et al URV	MIXDES	Analytical 2D Model for the Channel Electric Field in Undoped Schottky Barrier Double-Gate MOSFET	1, 4	2010	Wrocla w (Poland)

45	Conference	G. Darbandy, et al URV	EUROSOI	Study of Potential High-k Dielectrics for sub 15 nm UTB SOI MOSFETs, Using Analytical Models of the Gate Tunneling Leakage	1, 4	2011	Granad a (Spain)
46	Conference	M. Schwarz, et al URV	EUROSOI	2D Analytical Calculation of the Current in Lightly Doped Schottky Barrier DG MOSFET	1, 4	2011	Granad a (Spain)
47	Conference	T. Holtij,et al URV	ULIS	2D Analytical Calculation of the Source/Drain Access Resistance in DG-MOSFET Structures		2011	Cork (Ireland)
48	Conference	M. Schwarz, et al URV	ULIS	2D Analysis of Source/Drain Carrier Tunneling in Lightly Doped Schottky Barrier DG-MOSFETs Using a Fully Analytical Model	4	2011	Cork (Ireland)
49	Conference	UGR Jose Luis Padilla, Francisco Gamiz	ULIS-2010	Barrier lowering implementation in SB-MOSFETs on SOI substrates	1, 4	16-18 March	Glasgo w
50	Conference	UGR Carlos Sampedro, Francisco Gamiz et al.	ULIS-2010	Channel Length impact on Velocity Overshoot in UTB- DGSOI	4	16-18 March	Glasgo w
51	Conference	R Kapoor, et al UNEW	ESREF	Characterising gate dielectrics in high mobility devices using novel nanoscale techniques	1, 4	October 2010	Italy
52	conference	A. Asenov et al., GU	Custom Integrated Circuits Conference (CICC), 2010 IEEE	Modeling and Simulation of Transistor and Circuit	4	Sept. 2010	USA
53	Conference	A. Asenoc et al., GU		Capturing Intrinsic Parameter Fluctuations using the PSP Compact Model	4	March 2010	Dresde n
54	Conference	A. Paussa et al. IUNET-Udine		Pseudo-Spectral Method for the Modelling of Quantization Effects in Nanoscale MOS Transistors		March 2010	UK
55	Conference	P.Toniutti, et al IUNET-Udine	International Conference on Ultimate Integration on Silicon (ULIS)	Understanding the mobility reduction in MOSFETs featuring high-κ dielectrics		March 2010	UK
56	Conference	A. Betti, G. Fiori, G.lannaccone - IUNET Pisa		Full band assessment of phonon-limited mobility in Graphene NanoRibbons		Dec. 2010	USA
57	Conference	A. Betti G. Fiori, G.	14th International Workshop on Computational Electronics, (IWCE 2010)	Enhanced shot noise in carbon nanotube FETs due to electron-hole interaction		Oct. 2010	Pisa, Italy
58	Conference	lannaccone, D. Maji, F. Crupi - IUNET Pisa	Conference on Solid-State and Integrated Circuit Technology (CSICT-2010)	Experimental extraction of barrier lowering and backscattering in saturated short-channel MOSFETs		Nov. 2010	
59	Conference	Betti, G. Fiori - IUNET Pisa		Transport and noise properties of graphene-based transistors revealed through atomistic modeling	2, 4	March 2010	Italy
60	Conference	G. Fiori, et al IUNET Pisa		A multi-scale approach for performance assessment of hydrogenated graphene Field-Effect Transistors	2, 4	Oct. 2010	Pisa, Italy
61	Conference			Evaluation of threshold voltage dispersion in 45 nm CMOS technology with TCAD-based sensitivity analysis	4	Oct. 2010	Pisa, Italy
62	Conference	L. Silvestri, et al IUNET-Bologna		Mobility Model for Electrons and Holes in FinFETs with High-κ Stacks, Metal Gate and Stress		March 2010	UK
63	Conference	A.T. Pham, TUBS	IWCE	Simulation of Landau quantization effects due to strong magnetic fields in(110) Si hole inversion layers	4	Oct. 2010	Pisa, Italy
64	Conference		ESSDERC	Comparison of Strained SiGe Heterostructure on Insulator (001) and (110) PMOSFETSs: C-V Characteristics, Mobility, and ON current		Sept. 2010	Spain
65	Conference	H. Xu, USTUTT	Silicon Monolithic Integrated Circuits in RF Systems (SiRF)	Integrated W-band RECTENNA (rectifying antenna) with Ge quantum dot Schottky Diode		Feb. 2011	USA
66	Conference	M. Iwanowicz (WUT)	10th ELTE Conference 2010	Vector generator for pulse characterization of MOS devices	1.3	2010	Poland
67	Conference	J. Jasiński (WUT)	10th ELTE Conference 2010	Electrical characterization of MOSFETs with HfSiON gate	1.3	2010	Poland
68	Conference	R. Mroczyński (WUT)	WoDiM 2010	Reliability issues of double gate dielectric stacks based on hafnium dioxide (HfO ₂) layers for non-volatile semiconductor memory (NVSM) applications	1.3	2010	Bratisla va, Slovaki a
69	Conference	M. Kalisz (WUT)	5th Wide Bandgap Materials -	Effect of the Fluorine Implantation from r.f. CF ₄ plasma	1.3	2010	Poland

70	Conference	M. Kalisz (WUT)	10th Conference "Electron	Improvement of immunity on MeV electron radiation of MOS structures by means of ultra-shallow fluorine implantation	1.3	2010	Poland
71	Conference	E. Gnani et al IUNET	ULIS 2011	Numerical Investigation on the Junctionless Nanowire FET	2, 4	2011	Irland
72	Conference	L. Knoll et al FZJ	ULIS 2011	20 nm gate length Schottky MOSFETs with ultra thin NiSi/epitaxial NiSi2 source/drain	1	2011	Irland
73	Conference	A. Martinez UG	ULIS	NEGF simulations of a junctionless Si gate-all-around nanowires transistor with discrete dopants	2, 4	2011	Irland
74	Conference	A. Kranti et al UCL	ULIS	Source/Drain engineering ultra low power analog/RF UTBB MOSFETs	4	2011	Irland
75	Conference	J. El Husseini et al URV, IES Monrpelllier	ULIS	A surface potential based compact model for lightly doped FD SOI MOSFETs with ultra-thin body	4	2011	Irland
76	Conference	A. Nichau et al FZJ	ULIS	Lanthanum Lutetium oxide integration in a gate-first process on SOI MOSFETs	1	2011	Irland
77	Conference	X. Wand, et al GU	ULIS	Channel length dependence of statistical threshold voltage variability in extremely scaled HKMG MOSFETs	4	2011	Irland
78	Conference	C. Sampedro et al UGR	ESSDERC	Multi-subband Monte Carlo Simulation of bulk MOSFETs for the 32nm-Node and beyond	4	2010	Spain
79	Conference	S.Narasimhamoorth y et al INPG/FMNT	ESSDERC'2010	Parameter extraction of nanoscale MOSFETs using modified Y function method	4	Septem ber 2010,	Spain
80	Conference	EPFL	ESSDERC'2010	A simulation-based study of sensitivity to parameter fluctuations of Si tunnel FETs	2, 4	Septem ber 2010,	Spain
81	Conference	S. Habicht, et al FZJ	ESSDERC'2010	Hole mobilities and electrical characteristics of omega- gated silicon nanowires array FETs with 110- and 100- channel orientation	2, 4	Septem ber 2010,	Sevilla, Spain

A2.7. Other dissemination actions (joint): 3

NO.	Type of activities	Main leader/ author Partners involved	Title of paper/presentation/etc.	WP/ FP	Date
1	Web site	Sinano Institute, -Grenoble INP, -UCL	Nanosil Project, regular update	All	2010-11
2	Film	Sinano Institute, Grenoble INP, KTH, IUNET, UCL	Sinano Institute	All	2011
3	News Letter	UCL, Sinano Institute, Grenoble INP, IEMN, FZJ, Warwik, KTH, USTUTT, AMO, RWTH, IUNET, Chalmers, EPFL		All	2010

A2.8. Other dissemination actions (single-partner): 4

NO.	Type of activities	Main leader/ author Partners involved	if invited		Date	Place
1	Thesis	N. Reckinger	Fabrication and characterization of rare-earth silicide thin	1.2	11.02. 2011	Louvain-la-Neuve
		UCL	films			
2	Thesis	B. Raeissi	Charge carrier traffic at interfaces in nanoelectronic	1.3	2010	
		Chalmers	structures, ISSN 1652-0769, 2010			
3	Thesis	ETHZ	Scattering in Nanoscale Devices	4	2010	Zurich
4	Thesis	ETHZ	Band Structure Effects and Quantum Transport	4	2010	Zurich