



## CARBON BASED SMART SYSTEM FOR WIRELESS APPLICATION

### Nano-RF

**Start Date : 01/09/12**

**Project n° 318352**

**Duration : 48 months**

**Topic addressed : Very advanced nanoelectronic components: design, engineering, technology and manufacturability**



#### WORK PACKAGE 4 : Characterization activities

#### DELIVERABLE D4.1

#### Activity report on Graphene and CNT FET performance

**Due date : T0+45**

**Submission date : T0+48**

**Lead contractor for this deliverable : IMT**

**Dissemination level : PU – Public**



## D4.1 Report on graphene and CNT FET performance

2/35

### WORK PACKAGE 4: Test activities

#### PARTNERS ORGANISATION APPROVAL

	Name	Function	Date	Signature
Prepared by:	George Konstantinidis	WP3 Leader, Senior Researcher (FORTH)	17/10/2016	
Prepared by:	George Deligeorgis	Researcher (FORTH)	17/10/2016	
Approved by:	Afshin Ziaei	Coordinator Researcher (TRT)	17/10/2016	

#### DISTRIBUTION LIST

QUANTITY	ORGANIZATION		NAMES
	CEC		
1 ex	Thales Research and Technology	TRT	Afshin ZIAEI
1 ex	Chalmers University of Technology	CHALMERS	Johan LIU
1 ex	Foundation for Research & Technology - Hellas	FORTH	George KONSTANTINIDIS
1 ex	Laboratoire d'Architecture et d'Analyse des Systèmes	CNRS-LAAS	Patrick Pons
1 ex	Université Pierre et Marie Curie	UPMC	Charlotte TRIPON- CANSELIET
1 ex	National Research and Development Institute for Microtechnologies	IMT	Mircea DRAGOMAN
1 ex	Graphene Industries	GI	Peter BLAKE
1 ex	Thales Systèmes Aéroportés	TSA	Yves MANCUSO
1 ex	SHT Smart High-Tech AB	SHT	Yifeng FU
1 ex	Universita politecnica delle Marche	UNIVPM	Luca PIERANTONI
1 ex	Linköping University	LiU	Rositsa YAKIMOVA
1 ex	Fundacio Privada Institute Catala de Nanotecnologia	ICN	Clivia SOTOMAYOR
1 ex	Tyndall-UCC	Tyndall	Mircea MODREANU



## **D4.1 Report on graphene and CNT FET performance**

3/35

# CHANGE RECORD SHEET

REVISION LETTER	DATE	PAGE NUMBER	DESCRIPTION
v0	8/2014		Template
V1	17/10/2016	35	Final version

## CONTENTS

<b>1 ABBREVIATION / DEFINITION .....</b>	<b>8</b>
<b>2 INTRODUCTION.....</b>	<b>9</b>
<b>3 MEASURING SETUPS.....</b>	<b>9</b>
3.1 LOW FREQUENCY MEASURING SYSTEM.....	9
3.2 HIGH FREQUENCY MEASURING SYSTEM.....	9
<b>4 OPTIMIZATION OF FET CONSTITUENTS (OHMICS AND DIELECTRICS).....</b>	<b>10</b>
4.1 OHMIC CONTACTS .....	10
4.2 DIELECTRICS .....	12
4.2.1 Low-k dielectric optimization.....	12
4.2.2 High-k dielectric deposition optimization .....	13
4.2.3 High-k dielectric electrical performance .....	14
<b>5 FET PERFORMANCE .....</b>	<b>17</b>
5.1 PERFORMANCE OF LOW-K DIELECTRIC FETs .....	17
5.1.1 DC characterization.....	17
5.1.2 RF characterization.....	22
5.2 PERFORMANCE OF HIGH-K DIELECTRIC FETs.....	23
5.2.1 DC characterization.....	24
5.2.1.1 Run 7 CNTFET .....	24
5.2.1.2 Run 7 GFET 609.....	25
5.2.1.3 Run 9 GFET 734.....	27
5.2.2 Low frequency characterization.....	28
5.2.2.1 Run 7 CNTFET .....	28
5.2.2.2 Run 9 GFET 609.....	30

## FIGURES

Figure 1: Schematic of the measurement circuit for low AC FET response. ....	10
Figure 2: Contact resistance (left) and Sheet resistance (right) depending on the oxygen plasma time exposure prior to metal deposition. No annealing .....	11
Figure 3: Contact resistance as a function of annealing ambient and temperature. The optimum results are obtained for forming gas annealing (H <sub>2</sub> /N <sub>2</sub> ) at 200°C. The first data point corresponds to no annealing .....	12
Figure 4: Contact resistance for post-forming gas annealing at 200°C, 300°C and 400°C as a function of O <sub>2</sub> plasma treatment time. Traces corresponding to different annealing temperature have been shifted for clarity. ....	12
Figure 5: Mean R <sub>sheet</sub> for 15sec O <sub>2</sub> plasma treatment time versus all thermal annealing types ( in air, in vacuum, in H <sub>2</sub> /N <sub>2</sub> at 200oC, 300 oC and 400 oC) respectively.....	13
Figure 6: Raman before and after Si <sub>3</sub> N <sub>4</sub> deposition by PECVD showing no adverse effect on graphene. ....	14
Figure 7: Leakage and breakdown behaviour of metal – dielectric – graphene structures. Left is 40nm Si <sub>3</sub> N <sub>4</sub> , center is 250nm polyimide and right is 40nm polyimide dielectric.....	14
Figure 8: Raman after HfO <sub>2</sub> deposition on graphene. ....	15
Figure 9: Plot of the charge carrier mobility $\mu$ (cm <sup>2</sup> /V/s) as a function of residual carrier concentration n (cm <sup>-2</sup> ) for sample Ghall-4 (5nm HfO <sub>2</sub> ).....	15
Figure 10: J-V characteristics of samples with e-gun evaporated HfO <sub>2</sub> . a) Sample 1 with 10nm HfO <sub>2</sub> , b) Sample 2 with 20nm HfO <sub>2</sub> , c) Sample 3 with 80nm HfO <sub>2</sub> , and d) Sample 4 with 200nm HfO <sub>2</sub> . ...	16
Figure 11: J-V characteristics of samples with mainly atomic layer deposited HfO <sub>2</sub> . a) Sample 5 with 7nm HfO <sub>2</sub> , b) Sample 6 with 12nm HfO <sub>2</sub> , and c) Sample 7 with 17nm HfO <sub>2</sub> .....	17
Figure 12: Breakdown voltage and leakage current density as a function of dielectric thickness. a) V <sub>br</sub> vs dielectric thickness for e-gun evaporated HfO <sub>2</sub> , b) V <sub>br</sub> against dielectric thickness for atomic layer deposited HfO <sub>2</sub> , c) J <sub>leak</sub> against dielectric thickness for e-gun evaporated HfO <sub>2</sub> , and d) J <sub>leak</sub> against dielectric thickness for atomic layer deposited HfO <sub>2</sub> . ....	18
Figure 13: IDS – VDS sweep for various gate voltages (V <sub>g</sub> step 5 Volts) showing the Polyimide 250nm gate dielectric performance in a graphene FET. ....	19
Figure 14: IDS as a function of V <sub>g</sub> (Dirac plot) at low VDS showing the current control. ....	19
Figure 15: IDS – VDS sweep for various gate voltages (V <sub>g</sub> step 0,1 Volts) showing the Polyimide 40nm gate dielectric performance in a graphene FET. ....	20
Figure 16: IDS as a function of V <sub>g</sub> (Dirac plot) at low VDS showing the current control. ....	20
Figure 17: IDS – VDS sweep for various gate voltages (V <sub>g</sub> step 0,5 Volts) showing the Si <sub>3</sub> N <sub>4</sub> 40nm gate dielectric performance in a graphene FET. ....	21
Figure 18: IDS as a function of V <sub>g</sub> (Dirac plot) at low VDS showing the current control. ....	21

Figure 19: IDS – VDS sweep for various gate voltages showing the Si <sub>3</sub> N <sub>4</sub> 40nm gate dielectric performance in a graphene FET. The left plot corresponds to a wide (1μm) gate, the right plot shows similar devices but with a narrow (0.2μm) gate.....	22
Figure 20: IDS as a function of V <sub>g</sub> (Dirac plot) at low VDS showing the current control. ....	22
Figure 21: IDS – VDS sweep for various gate voltages (V <sub>g</sub> step 0,5 Volts) showing the Si <sub>3</sub> N <sub>4</sub> 40nm gate dielectric performance in a graphene FET. ....	23
Figure 22: IDS as a function of V <sub>g</sub> (Dirac plot) at low VDS showing the current control. ....	23
Figure 23: Non de-embedded S-parameter magnitude for a 2 finger device with gate width 100μm and Si <sub>3</sub> N <sub>4</sub> gate dielectric under bias. ....	24
Figure 24: Embedded S <sub>21</sub> / S <sub>12</sub> ratio showing significant amplification up to ~5GHz.....	24
Figure 25: Typical behavior ISD as a function of VDS for different VG for FET 2F4SD030WB. ....	25
Figure 26: channel resistance as a function of gate width for two gate (blue), four gate (green) and six gate (red) FETs.....	26
Figure 27: Typical behaviour ISD as a function of VDS for different VG for FET 2F1SD100WA.....	27
Figure 28: Transconductance g <sub>m</sub> normalized to the channel size as a function of VDS for different VG for 2F1SD100WA. ....	27
Figure 29: Typical behaviour ISD as a function of VDS for different VG for FET.....	28
Figure 30: Transconductance g <sub>m</sub> normalized to the channel size as a function of VDS for different VG.....	28
Figure 31: Transconductance g <sub>m</sub> (left axis), normalized to the SD width (right axis) as a function of ΔV <sub>in</sub> frequency. Derivative value from DC measurements written for the reference. FET 6F2SD050WB. ΔV <sub>in</sub> = 0.6Volts p-p. ....	29
Figure 32: Transconductance g <sub>m</sub> (left axis) and normalized g <sub>m</sub> (right axis) as a function of V <sub>in</sub> frequency. Inset shows g <sub>m</sub> from DC measurements written for reference. FET 2F4SD100WB. ....	30
Figure 33: Drain-source current I <sub>ds</sub> (black curve) and gate voltage V <sub>g</sub> (green curve) versus time. Charging and discharging slopes are fit exponentially (red and blue curves respectively) and characteristic time parameter t <sub>1</sub> is shown near each curve. FET 2F1SD050WB bottom.....	31
Figure 34: Transconductance g <sub>m</sub> (left axis), normalized to the SD width (right axis) as a function of ΔV <sub>in</sub> frequency. Derivative value from DC measurements written for the reference. FET 2F1SD100WA. ΔV <sub>in</sub> = 1 V + 0.1 V <sub>pp</sub> , VDS = 2 V.....	31
Figure 35: Transconductance g <sub>m</sub> (left axis), normalized to the SD width (right axis) as a function of ΔV <sub>in</sub> frequency. Derivative value from DC measurements written for the reference. FET 4F1SD100WB. ΔV <sub>in</sub> = 1V+0.1V <sub>pp</sub> , VDS = 1 V.....	32
Figure 36: Transconductance g <sub>m</sub> (left axis), normalized to the SD width (right axis) as a function of ΔV <sub>in</sub> frequency. Derivative value from DC measurements written for the reference. FET 6F4SD030WB. ΔV <sub>in</sub> = 1V+0.1V <sub>pp</sub> , VDS=2V.....	32
Figure 37: Drain-source current I <sub>ds</sub> (black curve) and gate voltage V <sub>g</sub> (green curve) versus time. Charging and discharging slopes are fit exponentially (red and blue curves respectively) and characteristic time parameter t <sub>1</sub> is shown near each curve. FET 4F1SD100WB, VDS = 1 V.....	33


	<b>D4.1 Report on graphene and CNT FET performance</b>	7/35
---	--	------

Figure 38: Drain-source current  $I_{ds}$  (black curve) and gate voltage  $V_g$  (green curve) versus time. Charging and discharging slopes are fit exponentially (red and blue curves respectively) and characteristic time parameter  $\tau_1$  is shown near each curve. FET 6F4SD030WB,  $V_{DS} = 2$  V.....33

## TABLES

Table 1: Process information for the graphene ohmic contact optimization .....	11
Table 2: Dielectric behaviour information for low-k dielectrics used in NANO-RF .....	14
Table 3: Process information for samples to study HfO <sub>2</sub> dielectric performance.....	16
Table 4: Summary of electrical performance of e-gun evaporated HfO <sub>2</sub> dielectric films.....	17
Table 5: Summary of electrical performance of ALD deposited dielectric films.....	18

### **1 ABBREVIATION / DEFINITION**

CPW	Coplanar waveguide
CNT	Carbon nanotube
CNTFET	Carbon nanotube based Field effect transistor
GFET	Graphene based Field effect transistor
RF	Radio frequency

## 2 INTRODUCTION

Transistors made out of graphene and Carbon nano-tubes was one of the major goals of the NANO-RF project. In this report the performance of each constituent technology will be briefly reviewed. The performance of the fabricated devices will be described and the problems addressed at each step will be discussed.

In total a series of 14 fabrication runs were done within the project and both CNT and graphene FETs were realised in most of them with variations. A total of 50 samples were fabricated and measured.

## 3 MEASURING SETUPS

To completely characterize the fabricated FETs a series of setups were utilized. They are briefly described in the following section

### 3.1 LOW FREQUENCY MEASURING SYSTEM

Measurements were done at probe station using Keithley 2604B, wave generator Agilent 33500B (fmax 20MHz) and digital oscilloscope OWON MSO8202T. This setup operates in 2 modes either a DC mode where the current and voltage are directly applied and measured by the K2604B using an automation program, or in low F mode where the DC components are applied by the K2604 but an AC component is also applied by the signal generator and the response is measured using the circuit shown below.




Figure 1: Schematic of the measurement circuit for low AC FET response.

Using this setup it is possible to measure DC response, and AC up to 10 MHz.

### 3.2 HIGH FREQUENCY MEASURING SYSTEM

Measurements were done using two systems:

1. An HP8510B VNA up to 100MHz - 20GHz
2. An Agilent MS4644 VNA up to 10MHz - 40 GHz

Both systems can bias the DUT using a K2604B and perform multiple RF performance measurements for different bias points automatically.

The resulting S-parameters were used to analyse the FET performance under high frequency operation.

## 4 OPTIMIZATION OF FET CONSTITUENTS (OHMICS AND DIELECTRICS)

### 4.1 OHMIC CONTACTS

The following table summarizes the work done to optimize the ohmic contacts for Graphene FETs. All samples were CVD graphene on Silicon / SiO<sub>2</sub>.

Sample	O <sub>2</sub> plasma treatment time (sec)	No annealing	Vacuum annealing (300°C for 10min)	Air annealing (300°C for 10min)	Forming gas (H <sub>2</sub> /N <sub>2</sub> ) annealing (200°C,300°C,400°C for 10min)
Sample1	0,5,10	✓		✓	
Sample2	0,15	✓	✓	✓	
Sample3	0,20	✓		✓	
Sample4	0,5,10,20	✓	✓		
Sample5	0,10,15	✓			✓

Table 1: Process information for the graphene ohmic contact optimization

Each parameter was independently optimised. Initially the Oxygen plasma pretreatment time on the areas where the contacts would be deposited was investigated. The figures below show the extracted contact resistance and the sheet resistance of the material between the contacts. Differences of the Rsh are attributed to doping of the graphene – metal contact due to oxygen species.





Figure 2: Contact resistance (left) and Sheet resistance (right) depending on the oxygen plasma time exposure prior to metal deposition. No annealing

The optimum plasma time exposure was 10sec and that was used to investigate the post deposition annealing as shown in the following figure. Annealing in air and vacuum did not substantially improve the contact performance whereas forming gas annealing showed clear evidence of contact improvement.




Figure 3: Contact resistance as a function of annealing ambient and temperature. The optimum results are obtained for forming gas annealing ( $H_2/N_2$ ) at 200°C. The first data point corresponds to no annealing

A more detailed view of the acquired data regarding contact resistance is shown below. The optimum annealing temperature was 200°C.




Figure 4: Contact resistance for post-forming gas annealing at 200°C, 300°C and 400°C as a function of O<sub>2</sub> plasma treatment time. Traces corresponding to different annealing temperature have been shifted for clarity.

Sheet resistance is an indirect measure as to the quality of the remaining graphene layer (the channel) te higher resistance translates to less doped graphene which is a desired feature in FET fabrication. As can be seen the optimum values are obtained for forming gas at 200 and 300 Celsius.




Figure 5: Mean  $R_{sheet}$  for 15sec O<sub>2</sub> plasma treatment time versus all thermal annealing types ( in air, in vacuum, in H<sub>2</sub>/N<sub>2</sub> at 200°C, 300°C and 400°C) respectively.

The optimization of ohmic contacts was performed in parallel with the initial fabrication runs and was incorporated into the main fabrication flow after run 6.

## 4.2 DIELECTRICS

### 4.2.1 Low-k dielectric optimization

Two type of low-k dielectrics were used at the early stages of the FET fabrication. They were mainly used as a reference to the high-k material that is described in the following section. Furthermore that choice allowed the consortium to optimize the rest of the FET process independently from the high-k dielectric development thus saving time.

Polyimide was used initially to obtain very thin layers using spin coating. Although the material exhibits very low dielectric constant and voltage breakdown it is known to produce no adverse effect on graphene and CNT mobility and is very simple to process.

$\text{Si}_3\text{N}_4$  deposited by plasma enhanced chemical vapour deposition (PECVD) at temperatures of 300 and 150°C was also investigated. The technique avoid very high deposition temperatures and the deposition process was optimized using Raman to investigate the effect of deposition to graphene quality.




Figure 6: Raman before and after  $\text{Si}_3\text{N}_4$  deposition by PECVD showing no adverse effect on graphene.

Overall, the low-k dielectrics were used to create graphene FETs and the gate leakage sand breakdown was measured and is shown in the following figure.




Figure 7: Leakage and breakdown behaviour of metal – dielectric – graphene structures. Left is 40nm  $\text{Si}_3\text{N}_4$ , center is 250nm polyimide and right is 40nm polyimide dielectric.

The breakdown voltage is shown in the following table.


Sample	Breakdown (Volts)	Dielectric strength
40nm Si <sub>3</sub> N <sub>4</sub>	5.5	137.5 V/ $\mu$ m
250nm Poly	63	252 V/ $\mu$ m
40nm Poly	2.1	52 V/ $\mu$ m

*Table 2: Dielectric behaviour information for low-k dielectrics used in NANO-RF*

It is evident that the Polyimide layer exhibits a large leakage when thinned down and a low breakdown.


### 4.2.2 High-k dielectric deposition optimization

Raman was used to check graphene and CNT prior and after HfO<sub>2</sub> deposition. process was optimized using Raman to investigate the effect of deposition to graphene quality.



*Figure 8: Raman after HfO<sub>2</sub> deposition on graphene.*

The mobility was also measured in test structures and is shown below.



**Figure 9:** Plot of the charge carrier mobility  $\mu$  (cm<sup>2</sup>/V/s) as a function of residual carrier concentration  $n$  (cm<sup>-2</sup>) for sample GHall-4 (5nm HfO<sub>2</sub>)

### 4.2.3 High-k dielectric electrical performance

Since both graphene and CNTs are prone to surface scattering, the gate dielectric is a critical issue in Fet fabrication in both technologies. ALD growth of dielectrics is not possible directly on graphene nor CNTs it is thus necessary to provide a nucleation layer. Different approaches were investigated as shown on the table below. The initial samples were used to characterize the e-gun evaporated HfO<sub>2</sub> materials and subsequently ALD was used (samples 5-7).

Sample	HfO <sub>2</sub> thickness (nm)	Deposition technique
Sample 1	10	<i>e-gun evaporation</i>
Sample 2	20	<i>e-gun evaporation</i>
Sample 3	80	<i>e-gun evaporation</i>
Sample 4	200	<i>e-gun evaporation</i>
Sample 5	7	<i>e-gun evaporation +ALD</i>
Sample 6	12	<i>e-gun evaporation +ALD</i>
Sample 7	17	<i>e-gun evaporation +ALD</i>

**Table 3:** Process information for samples to study HfO<sub>2</sub> dielectric performance

e-gun evaporated HfO<sub>2</sub> suffers from structural integrity and that is evident in the electrical characteristics shown below.




Figure 10: J-V characteristics of samples with e-gun evaporated  $\text{HfO}_2$ . a) Sample 1 with 10nm  $\text{HfO}_2$ , b) Sample 2 with 20nm  $\text{HfO}_2$ , c) Sample 3 with 80nm  $\text{HfO}_2$ , and d) Sample 4 with 200nm  $\text{HfO}_2$ .

In the above figure, the J-V characteristics of the samples with e-gun evaporated  $\text{HfO}_2$  are illustrated. As we observe the breakdown voltage and the leakage current density for the sample with 10-nm thick  $\text{HfO}_2$  were  $(2.90 \pm 0.60)\text{V}$  and  $(1.06\text{e-}6 \pm 1.02\text{e-}6)\text{A/cm}^2$ , respectively. For the samples with 20-nm and 80-nm thick  $\text{HfO}_2$  the values of the breakdown voltage were  $(0.90 \pm 0.10)\text{V}$  and  $(0.83 \pm 0.17)\text{V}$  while the corresponding leakage currents were  $(1.62\text{e-}7 \pm 1.02\text{e-}7)\text{A/cm}^2$  and  $(1.32\text{e-}7 \pm 1.04\text{e-}7)\text{A/cm}^2$ . Finally, the breakdown voltage and the leakage current density for the sample with 200-nm thick  $\text{HfO}_2$  were  $(6.30 \pm 1.32)\text{V}$  and  $(1.12\text{e-}7 \pm 8.40\text{e-}8)\text{A/cm}^2$ , respectively. The results are summarized in the following table.

$\text{HfO}_2$ thickness (nm)	$V_{\text{br}}(\text{V})$	$J_{\text{leak}}(\text{A/cm}^2)$
10	$(2.90 \pm 0.60)$	$(1.06\text{e-}6 \pm 1.02\text{e-}6)$
20	$(0.90 \pm 0.10)$	$(1.62\text{e-}7 \pm 1.02\text{e-}7)$
80	$(0.83 \pm 0.17)$	$(1.32\text{e-}7 \pm 1.04\text{e-}7)$
200	$(6.30 \pm 1.32)$	$(1.12\text{e-}7 \pm 8.40\text{e-}8)$

Table 4: Summary of electrical performance of e-gun evaporated  $\text{HfO}_2$  dielectric films

The breakdown and leakage of the layer was high as expected revealing a poor dielectric quality. The final method used was a thin (2nm) nucleation layer deposited by e-gun followed by a thin high quality layer deposited using ALD. The following figures show the ALD deposited samples performance.




Figure 11: J-V characteristics of samples with mainly atomic layer deposited HfO<sub>2</sub>. a) Sample 5 with 7nm HfO<sub>2</sub>, b) Sample 6 with 12nm HfO<sub>2</sub>, and c) Sample 7 with 17nm HfO<sub>2</sub>.

In the above figure, the J-V characteristics of the samples with atomic layer deposited HfO<sub>2</sub> are illustrated. As we observe the breakdown voltage and the leakage current density for the sample with 7-nm thick HfO<sub>2</sub> were (3.20±0.40)V and (4.15e-6±8.80e-7)A/cm<sup>2</sup>, respectively. For the samples with 12-nm and 17-nm thick HfO<sub>2</sub> the values of the breakdown voltage were (4.50±0.50)V and (5.70±0.40)V while the corresponding leakage currents were (1.80e-6±5.80e-7)A/cm<sup>2</sup> and (1.40e-6±8.70e-8)A/cm<sup>2</sup>. The results are summarized in the following table.

HfO <sub>2</sub> thickness (nm)	V <sub>br</sub> (V)	J <sub>leak</sub> (A/cm <sup>2</sup> )
7	(3.20±0.40)	(4.15e-6±8.80e-7)
12	(4.50±0.50)	(1.80e-6±5.80e-7)
17	(5.70±0.40)	(1.40e-7±8.70e-8)

Table 5: Summary of electrical performance of ALD deposited dielectric films

The following figures serves as a comparison of the electrical characteristics of the e-gun and ALD deposited dielectric layers.




Figure 12: Breakdown voltage and leakage current density as a function of dielectric thickness. a)  $V_{br}$  vs dielectric thickness for e-gun evaporated  $HfO_2$ , b)  $V_{br}$  against dielectric thickness for atomic layer deposited  $HfO_2$ , c)  $J_{leak}$  against dielectric thickness for e-gun evaporated  $HfO_2$ , and d)  $J_{leak}$  against dielectric thickness for atomic layer deposited  $HfO_2$ .

## 5 FET PERFORMANCE

### 5.1 PERFORMANCE OF LOW-K DIELECTRIC FETS

#### 5.1.1 DC characterization

Initially the Polyimide FETs were measured. The specific devices have large Source Drain distance ( $4\mu m$ ) thus exhibit large access resistance and low channel currents.




Figure 13:  $I_{DS} - V_{DS}$  sweep for various gate voltages ( $V_g$  step 5 Volts) showing the Polyimide 250nm gate dielectric performance in a graphene FET.

Although there is current control, the gate voltages required are very large due to the low-k nature of the dielectric and its large thickness.




Figure 14:  $I_{DS}$  as a function of  $V_g$  (Dirac plot) at low  $V_{DS}$  showing the current control.

Attempting to reduce the polyimide dielectric thickness resulted in poor devices due to leakage of the gate dielectric. The following figures show the corresponding performance of devices with 40nm Polyimide dielectric.




Figure 15:  $I_{DS} - V_{DS}$  sweep for various gate voltages ( $V_g$  step 0,1 Volts) showing the Polyimide 40nm gate dielectric performance in a graphene FET.

Poor current control within the limits of gate operating voltages were achieved. As shown below, the Dirac point is not accessible up to the gate breakdown.




Figure 16:  $I_{DS}$  as a function of  $V_g$  (Dirac plot) at low  $V_{DS}$  showing the current control.

Finally the Si<sub>3</sub>N<sub>4</sub> based FETs are shown below. All devices were fabricated using optically defined gates with size in the order of 1  $\mu$ m.




Figure 17:  $I_{DS} - V_{DS}$  sweep for various gate voltages ( $V_g$  step 0,5 Volts) showing the  $Si_3N_4$  40nm gate dielectric performance in a graphene FET.

Good current control within the limits of gate operating voltages were achieved. The pseudo-saturation regions of the device was clearly evident showing the FET has good behavior. Access resistance is large due to large Source Drain separation ( $4\mu m$ ). As shown in the Dirac plot below, there is marginally access to the Dirac point of the FET at voltages comparable to the breakdown.




Figure 18:  $I_{DS}$  as a function of  $V_g$  (Dirac plot) at low  $V_{DS}$  showing the current control.

Finally using a new design of FETs with multiple finger topology and lower Source drain distances a new set of FETs was fabricated with  $Si_3N_4$  gate dielectric. The gate metal work function was also tuned to improve the position of the Dirac point (closer to  $V_g=0$ ).




Figure 19:  $I_{DS} - V_{DS}$  sweep for various gate voltages showing the  $Si_3N_4$  40nm gate dielectric performance in a graphene FET. The left plot corresponds to a wide ( $1\mu m$ ) gate, the right plot shows similar devices but with a narrow ( $0.2\mu m$ ) gate.

Good current control within the limits of gate operating voltages were achieved. The pseudo-saturation regions of the device was not evident. Access resistance is much lower due to small Source Drain separation ( $\sim 1\mu m$ ). The loss of gate control when gate is downscaled is evident from the comparison. As shown in the Dirac plot below, there is good access to the Dirac point and both p and n type branches of the FET at voltages well below the breakdown.




Figure 20:  $I_{DS}$  as a function of  $V_g$  (Dirac plot) at low  $V_{DS}$  showing the current control.

In the framework of that run, the first CNT FETs were also fabricated. The following figure shows the DC characteristics of a 2 finger device with  $100\mu m$  wide gates ( $0.25\mu m$  gate length) and source drain distance  $3.6\mu m$ .




Figure 21:  $I_{DS} - V_{DS}$  sweep for various gate voltages ( $V_g$  step 0,5 Volts) showing the  $\text{Si}_3\text{N}_4$  40nm gate dielectric performance in a graphene FET.

From the previous plot the transconductance map can be calculated showing that the gain increases for negative  $V_g$  values.




Figure 22:  $I_{DS}$  as a function of  $V_g$  (Dirac plot) at low  $V_{DS}$  showing the current control.

### 5.1.2 RF characterization

For the final run with  $\text{Si}_3\text{N}_4$  RF measurements were also performed on graphene devices. In the following figures one of the best device performance is shown:




Figure 23: Non de-embedded S-parameter magnitude for a 2 finger device with gate width 100 $\mu$ m and Si<sub>3</sub>N<sub>4</sub> gate dielectric under bias.

The transmission magnitude is still low (-38dB) however the device exhibits some amplification up to large frequencies.




Figure 24: Embedded S21 / S12 ratio showing significant amplification up to ~5GHz.

## 5.2 PERFORMANCE OF HIGH-K DIELECTRIC FETS

### 5.2.1 DC characterization

#### 5.2.1.1 Run 7 CNTFET

The following is a typical image of I-V characteristics of a HfO<sub>2</sub> CNT based FET.




Figure 25: Typical behavior  $I_{SD}$  as a function of  $V_{DS}$  for different  $V_G$  for FET 2F4SD030WB.

Transconductance  $g_m$  was calculated from the slope of  $I_{SD}$  vs  $V_G$  at constant  $V_{DS}$ , following the formula:  $g_m = dI_{SD}/dV_G$ .




Figure 26: channel resistance as a function of gate width for two gate (blue), four gate (green) and six gate (red) FETs.

A large variation in attained characteristics is shown. Nevertheless it is clearly shown that long gates exhibit lower gm. This is a clear sign of gate resistance.

## 5.2.1.2 Run 7 GFET 609

This was the first attempt to realise Klein tunnelling inhibited graphene FETs. As shown clearly on the following image, the transconductance behaviour has drastically changes with maximum gm values at lower Vds values.




Figure 27: Typical behaviour  $I_{SD}$  as a function of  $V_{DS}$  for different  $V_G$  for FET 2F1SD100WA.

Transconductance  $g_m$  (Fig.2) was calculated from the slope of  $I_{SD}$  vs  $V_G$  at constant  $V_{DS}$ ., following the formula:  $g_m = dI_{DS}/dV_G$ .




Figure 28: Transconductance  $g_m$  normalized to the channel size as a function of  $V_{DS}$  for different  $V_G$  for 2F1SD100WA.

## 5.2.1.3 Run 9 GFET 734

This run was focused at optimising source – drain distance to improve access resistance.




Figure 29: Typical behaviour  $I_{SD}$  as a function of  $V_{DS}$  for different  $V_G$  for FET.

Transconductance  $g_m$  (Fig.2) was calculated from the slope of  $I_{SD}$  vs  $V_G$  at constant  $V_{DS}$ ., following the formula:  $g_m = dI_{DS}/V_G$ .




Figure 30: Transconductance  $g_m$  normalized to the channel size as a function of  $V_{DS}$  for different  $V_G$

## 5.2.2 Low frequency characterization

The behaviour of the presented devices at very low frequency was characterised and is presented here.

### 5.2.2.1 Run 7 CNTFET




Figure 31: Transconductance  $g_m$  (left axis), normalized to the SD width (right axis) as a function of  $\Delta V_{in}$  frequency. Derivative value from DC measurements written for the reference. FET 6F2SD050WB.  $\Delta V_{in} = 0.6\text{Volts p-p}$ .

However the frequency dependence is still clear as the  $g_m$  values drastically drops even for a frequency as low as 10mHz.

Changing the  $R_L$  to improve accuracy and reducing  $\Delta V_{in}$  to 60mVolts p-p leads to the measurements shown in the following figure.




Figure 32: Transconductance  $g_m$  (left axis) and normalized  $g_m$  (right axis) as a function of  $V_{in}$  frequency. Inset shows  $g_m$  from DC measurements written for reference. FET 2F4SD100WB.

In order to characterize the characteristic time  $t_1$  of the gate response, several gate charging/discharging cycles have been performed (Fig. 6) at constant  $V_{ds}$ . From the slope of the  $I_{ds}$  as a function of time, a characteristic time rate of the gate dielectric trapping/detrapping has been extracted. It should be noted that the discharging time is more than two times higher, than the charging time.




Figure 33: Drain-source current  $I_{ds}$  (black curve) and gate voltage  $V_g$  (green curve) versus time. Charging and discharging slopes are fit exponentially (red and blue curves respectively) and characteristic time parameter  $t1$  is shown near each curve. FET 2F1SD050WB bottom.

## 5.2.2.2 Run 9 GFET 609




Figure 34: Transconductance  $g_m$  (left axis), normalized to the SD width (right axis) as a function of  $\Delta V_{in}$  frequency. Derivative value from DC measurements written for the reference. FET 2F1SD100WA.  $\Delta V_{in} = 1\text{ V} + 0.1\text{ V}_{pp}$ ,  $V_{DS} = 2\text{ V}$ .




Figure 35: Transconductance  $g_m$  (left axis), normalized to the SD width (right axis) as a function of  $\Delta V_{in}$  frequency. Derivative value from DC measurements written for the reference. FET 4F1SD100WB.  $\Delta V_{in} = 1\text{ V} + 0.1\text{ V}_{pp}$ ,  $V_{DS} = 1\text{ V}$ .




Figure 36: Transconductance  $g_m$  (left axis), normalized to the  $SD$  width (right axis) as a function of  $\Delta V_{in}$  frequency. Derivative value from DC measurements written for the reference. FET 6F4SD030WB.  $\Delta V_{in} = 1V + 0.1V_{pp}$ ,  $V_{DS} = 2V$ .

In order to characterize the characteristic time  $t_l$  of the gate response, several gate charging/discharging cycles have been performed at constant  $V_{DC} = 1V$ . From the slope of the  $I_{ds}$  as a function of time a characteristic time rate of the gate dielectric trapping/detrapping has been extracted.




Figure 37: Drain-source current  $I_{ds}$  (black curve) and gate voltage  $V_g$  (green curve) versus time. Charging and discharging slopes are fit exponentially (red and blue curves respectively) and characteristic time parameter  $t_1$  is shown near each curve. FET 4F1SD100WB,  $V_{DS} = 1$  V.




Figure 38: Drain-source current  $I_{ds}$  (black curve) and gate voltage  $V_g$  (green curve) versus time. Charging and discharging slopes are fit exponentially (red and blue curves respectively) and characteristic time parameter  $t_1$  is shown near each curve. FET 6F4SD030WB,  $V_{DS} = 2$  V.

As evident from the above results, there has been a systematic gate lag effect in all high-k based FETs. Throughout the runs the following improvements have been incorporated into the main process flow:

1. High-k dielectrics (run 4)
2. Short source drain (run 7)
3. T-gate to improve gate resistance (run 9)
4. Optimised ohmic contacts (run 10)

The major issue that was not addressed is the gate lag evident in high-k FETs that hindered RF performance of the devices.

A brief overview of the obtained results are:

1. Graphene  $G_m > 120\text{mS/mm}$
2. CNTFET  $G_m > 110\text{mS/mm}$
3. Channel resistance  $\sim\text{Ohms}$  in both technologies