

# SYNthesis using Advanced Process Technology Integrated in regular Cells, IPs, architectures and design platforms

#### Motivations


- □ Physical limitations of current industrial lithography techniques
- □ Complex patterned logic cells followed by advanced mask processing steps are still the dominant approach
- □ Necessity to counter the negative effects of significant regularity restrictions on logic density for advanced process nodes (32nm and below)

### Goals

The Synaptic project targets the optimisation of manufacturability and the reduction of systematic variations in nanometer technologies through exploitation of regularity at the architectural, structural, and geometrical levels. We focus the research efforts on exploring and developing innovative design techniques and methodologies, along with associated CAD tools and logic cell libraries, which extract and preserve regularity, and automate the creation of regular compound cells which implement the functionality of the extracted templates.

- □ ability to exploit step and repeat approaches employing complex logic cells and complex logic building blocks realised by regular layout patterns
  - reduces sensitivity to process variations, improving predictability of design performance and enabling tighter design margins
  - comprehensive early architecture exploration
- □ usage of regular architectures
  - automatically choosing a target architecture from a high level architectural library
  - identification of a small set of repeated functions and creation of a target fabric that is able to implement them

## **SYNAPTIC CELLS REPOSITORY**



□ definition of logic cell libraries targeted to design requirements

- identification of complex cells
- transistor-aware mapping to produce optimized Boolean expressions
- □ resynthesis of the design on the new library cells of complex cells
  - improve performance and its predictability
  - preserve and improve design regularity

Physical

0

- □ extend a cell library generator producing all standard library views (Liberty, LEF, GDS, etc) to support
  - the possibility to start from a Boolean description or from a transistor network described in SPICE format
  - the comparison of cells at different degrees of regularity
    - > conventional standard-cells
    - > regular (Restricted Design Rule RDR) standard cells
    - > regular fabrics
- maximise predictability, manufacturability and reduce systematic variations though layout regularity

### Metrics

- □ Lithography analysis to verify the effects on conventional and RDR standard cells, as well as regular fabrics
  - establish the trade-off between area and yield
- Study of the effects of RDR's on SRAM in terms of performance and manufacturability
  - definition of set of RDR's, which allow manufacturability optimisation while remaining compatible with SRAM design rules

**Duration:** 36 months Start date: Nov. 2nd, 2009 Funding scheme: STREP

**Theme:** ICT-2009.3.2 - Design of semiconductor components and electronic based miniaturised systems Project coordinator: Mr. Martin Elhøj, Nangate (me@nangate.com)











**Arnaud Grasset** 



Miguel Miranda



Fabrizio Ferrandi





