



## SEAL SP5 – MAPA MAssively PARallel electron beam lithography

### AT A GLANCE

Assessment by simulations  
and experiments  
Parallel e-beam lithography  
for 32nm (22nm logic) node  
Integration into mask maker  
Assessment of infrastructure  
(process, data flow and  
proximity effect correction)

### SEAL SP5 – PARTNERS

MAPPER Lithography  
CEA/LETI  
STMicroelectronics  
Toppan Photomasks

## Advances in MAPA

The objectives of this sub-project are to support the industrial development of the massively parallel electron beam technology developed by MAPPER to address lithography for 32nm half pitch resolution (22 nm logic node). Furthermore mask making capability are being assessed for the integration into mask maker tool. The assessment of MAPPER technology is done against end users requirements. This sub-project also assesses the necessary infrastructure in terms of process, data flow and proximity effect correction.



FIGURE 1: MAPPER tool at CEA-Leti



# Semiconductor Equipment Assessment Leveraging Innovation




## SEAL PROJECT – BULLETIN

### SEAL SP5 MAPA – MASSively PARallel electron beam lithography


#### SEAL PROJECT MANAGEMENT

Prof. Lothar Pfitzner  
Fraunhofer IISB  
Schottkystraße 10  
D-91058 Erlangen  
T: +49(0)9131/761-110  
I: [www.iisb.fraunhofer.de](http://www.iisb.fraunhofer.de)

#### Project Results




#### Progress in resolution on the MAPPER tool @ CEA-Leti



Dose target of 30  $\mu\text{C}/\text{cm}^2$  achieved

24 nm hp DRAM, SRAM metal1 & contacts



Etching of exposed structures demonstrated  
in standard process

*SiArc+SOC open with  
standard LETI etch  
chemistry*

#### SP5 – CONTACT

Bert Jan Kampherbeek  
MAPPER Lithography  
I: [www.mapperlithography.com](http://www.mapperlithography.com)



SEAL WEBSITE  
[www.seal-project.eu](http://www.seal-project.eu)

