This site has been archived on

Esprit Project 22953 - CHARGE
The Coulomb Blockade Applied to the Realisation of Electronics

Keywords: MEL-ARI Nano-Scale ICs, nanofabrication, SPM, logic, memory, Single Electronics

Project home page: http://qt.tn.tudelft.nl/CHARGE/

Image

The Information Technology (IT) industry faces many daunting technological problems in the design of future electronic circuits. Several of these problems centre around the need to implement device function with increased density on chip, lower power consumption, and simpler design. The design concepts used in conventional semiconductor technology cannot be scaled down indefinitely, and thus new concepts must be found. In recent years, physical transport properties based on the Coulomb blockade of tunnelling of single charge quanta (Single Electron Tunnelling, SET) have come to light as a possibility for implementing electronics ("single electronics") at the nano-metre length scale.

Single Electron Transistors may overcome the physical limitations of MOS transistors. MOS exploit the field effect described by classical transport equations for the charge carriers, and are thus limited by the finite length of space charge layers, tunnelling effects and fluctuations of the doping concentrations. The single electron devices exploit the Coulomb blockade in very small metallic capacitors, where quantum tunnelling through insulating layers is essential. Thus these devices can be made much smaller than MOS transistors. If room temperature operation is considered, typical capacitances should be in the range of 0,1 to 1 attoFarad, corresponding to feature sizes of 1 to 10nm.

The CHARGE project is a collaboration of several groups in Europe with a broad base of expertise and experience. The collaboration consists of partners from industry, academic and government laboratories. The purpose of this collaboration and the objective of this project is to investigate the theoretical and practical problems associated with using extremely small amounts of charge for the realisation of bits of information.

In our approach we will focus on three areas of development:

Development tasks are aimed in one of two basic directions: A reduction of feature size and development of well controllable methods for realising Coulomb blockade at higher temperatures, and application of presently well controlled methods to develop circuits of greater complexity. Progress in these two directions is essential for the realisation of real applications in the electronic industry, such as digital logic and memory circuits with very high packing density.


Contact Point Chalmers Univ. of Technology
Dr. David Haviland
Dept. of Physics
Fysikgrund 3
S - 412 96 Gothenburg


E-mail: (E-mail removed)
or
E-mail: (E-mail removed)

Start date: 1 January 97
Duration: 48 months


4th Framework Programme - Esprit Homepage
Welcome to the new
Information Society Technologies Programme (IST)
Our new activities in the IST Programme:
Future & Emerging Technologies

This document is located at /esprit/src/22953.htm
It was last updated on 1 July 1999, and is maintained by (E-mail removed)