Project home page: http://www2.eng.cam.ac.uk/~nano-www/nanowire.htm
In the future development of nanoscale integrated circuits and devices a crucial element is the role of the interconnects. As the size of the active device elements approach the nanoscale, the corresponding wires that connect each element must similarly scale down.
Thus devices on the sub-100nm scale will require interconnects with sizes from 50nm down to molecular and atomic dimensions. We define such nanoscale interconnects as NANOWIRES. The challenge of this proposal consists in understanding the electron conduction and transport properties of these nanowires and to devise methods for parallel fabrication on the nanoscale.
In this project we are concerned with answering a number of crucial issues relating to the interconnect and junction. These issues will be relevant to the ultimate design of a nanoscale integrated circuit regardless of the nature of the active element. As such these issues represent a fundamental element of the road map leading towards nanoscale integration.
Objectives of the project are:
Quantifying the limits and stability of electron conduction in short and long Nanowires, determining the low-temperature properties and the effects of space and charge quantisation on transport through Nanowires, quantifying, optimising and modelling transport properties of a molecular-metal junction and realising methods for parallel fabrication of Nanowires by elastomeric stamping.
This variety of phenomena and possibilities will be explored in wires ranging from 0.1µm to atomic dimensions and with length scales from 0.1µm to a few nanometres. Fabrication and characterisation using both high-resolution electron beam lithography and scanning probe techniques (STM, AFM, SNOM, SSFM, MFM, conducting AFM) will be used. Additionally first principle calculations and transport theory for the metallic and molecular nanowires will be performed so as to augment the experimental work. The members of the consortium have been chosen by their abilities and proven specialities to realise the points above.
Exploitation of the results of the project will open new perspectives in the coming era of nanoscale circuit integration. Terabytes of information storage will be possible where single molecules and the current flowing through them will be able to switch a specific unit in the circuit. However, even if the writing technique might be able to achieve a circuit interpretation, there is no way that this interpretation can take place and be functional if the conduction and the I-V characteristic of the interconnecting nanowires are not understood. The technological implications of these studies are the basis for the future integrated nanoscale device.
Dr. Mark Welland
Dept. of EngineeringUniversity of Cambridge
UK - Cambridge CB2 1PZ
e-mail: (E-mail removed)
1 January 97
Duration: 24 months
Welcome to the new
Information Society Technologies Programme (IST)
Our new activities in the IST Programme:
Future & Emerging Technologies
This document is located at /esprit/src/23238.htm
It was last updated on 1 July 1999, and is maintained by (E-mail removed)