Skip to main content
European Commission logo print header

Spintronic-Photonic Integrated Circuit platform for novel Electronics

Obiettivo

The main objective of SPICE is to realize a novel integration platform that combines photonic, magnetic and electronic components. Its validity will be shown by a conceptually new spintronic-photonic memory chip demonstrator with 3 orders of magnitude higher write speed and 2 orders of magnitude lower energy consumption than state-of-the-art spintronic memory technologies. This enables, e.g. future petabit-per-second processor-memory bandwidths, required in a decade from now, and highly energy-efficient exascale datacenters with reduced carbon footprint. Such a versatile memory will result in so-called Universal Memory: one technology for all memory applications ranging from cache to storage.
The methods to achieve this are based on the recent discovery of magnetization reversal by short optical pulses. SPICE will bring this technique to the integrated circuit level by first developing free magnetic layers that can be optically switched into a magnetic-tunnel-junction layerstack, with optically transparent top contacts. These layers will then be processed into spintronic memory elements that can be electrically read. A novel short-pulse switching architecture will be designed and implemented in a silicon photonic integrated circuit. This photonic switching layer will then be combined with the spintronic memory layer to achieve an optically switched 8-bit memory with write efficiency of 600 fJ per bit: the proof of concept of the technology.
The novelty of SPICE is the convergence of the emerging fields of opto-magnetism and spintronics with electronic and photonic integration technologies. The ambition is to develop this technology in such a way that it can be compatible with future mature electronics fabrication processes, for real-world applications beyond 2025, thereby creating a new field. The SPICE platform is therefore foundational as it can be used not only for ultrafast and energy-efficient memory, but also for RF nano-oscillators and sensor technology.

Invito a presentare proposte

H2020-FETOPEN-2014-2015

Vedi altri progetti per questo bando

Bando secondario

H2020-FETOPEN-2014-2015-RIA

Meccanismo di finanziamento

RIA - Research and Innovation action

Coordinatore

AARHUS UNIVERSITET
Contribution nette de l'UE
€ 967 132,50
Indirizzo
NORDRE RINGGADE 1
8000 Aarhus C
Danimarca

Mostra sulla mappa

Regione
Danmark Midtjylland Østjylland
Tipo di attività
Higher or Secondary Education Establishments
Collegamenti
Costo totale
€ 967 132,50

Partecipanti (5)