Community Research and Development Information Service - CORDIS

FP7 Extended Large (3D) Integration Technology

ELITE

Project reference: 215030
Funded under: FP7-ICT

Extended Large (3D) Integration TEchnology [Print to PDF] [Print to RTF]

From 2007-11-01 to 2011-08-31

Project details

Total cost:

EUR 5 628 834

EU contribution:

EUR 3 600 000

Coordinated in:

France

Call for proposal:

FP7-ICT-2007-1

Funding scheme:

CP - Collaborative project (generic)

3-D integration in high performance digital systems

For developing complex next-generation chips which include a combination of disparate technologies, the circuit integration exclusively in two dimensions has proved to be a seriously limiting factor. Utilising the third dimension for integration of complex chips is a promising technique for removing the bottlenecks in two-dimensional (2-D) integration. Advantages of third-dimension (3-D) integration are in first order form factor and power dissipation.The project ELITE aims at miniaturization and density increase beyond conventional limits by means of exhaustive die stacking. It takes as development vehicle an advanced solid state drive which will widely substitute traditional hard disk drives for purpose of mobile and hand-held applications and which is considered as the enabler of the increasingly developing era of mobile data. The system architecture includes a large amount of non-volatile flash memory, one or more microcontrollers and external analog high-speed interface.One of the main topics of ELITE is the development of a technology for vertical die stacking and for vertical interconnect. Starting from the expertise and experience of the consortium new technology modifications or alternative technologies are investigated. Also assembly technology is investigated considering possible later usage in mass-production with its specific requirements on manufacturability and cost. Conceptual and physical simulations are deployed for planning and ensuring the system architecture and specifying a demonstrator to prove the feasibility of the concept. Firmware inside the chip is used to optimize performance by means of parallel tasks, guarantee highly reliable data access as well as controlling power dissipation.As a final step, generalization of the results which are reached with the solid-state drive vehicle can be generalized in order to be re-used for applications from different technical domains and markets.

Objective

For developing complex next-generation chips which include a combination of disparate technologies, the circuit integration exclusively in two dimensions has proved to be a seriously limiting factor. Utilising the third dimension for integration of complex chips is a promising technique for removing the bottlenecks in two-dimensional (2-D) integration. Advantages of third-dimension (3-D) integration are in first order form factor and power dissipation.The proposed project ELITE aims at miniaturization and density increase beyond Moore by means of exhaustive die stacking. It takes as development vehicle an advanced solid state drive which will widely substitute traditional hard disk drives for purpose of mobile and hand-held applications and which is considered as the enabler of the up-coming era of mobile data. The system architecture will include a large amount of non-volatile flash memory, one or more microcontrollers and external analog high-speed interface.One of the main topics of ELITE will be the development of a technology for vertical die stacking and for vertical interconnect. Starting from the expertise and experience of the consortium new technology modifications or alternative technologies will be investigated. Also assembly technology will be investigated considering possible later usage in mass-production with its specific requirements on manufacturability and cost.Conceptual and physical simulations will be deployed for planning and ensuring the system architecture and specifying a demonstrator which will prove the feasibility of the concept. Firmware inside the chip will be used to optimize performance by means of parallel tasks, guaranty highly reliable data access as well as controlling power dissipation.As a final step, generalization of the results which are reached with the solid-state drive vehicle will be generalized in order to be re-used for applications from different technical domains and markets.

Related information

Coordinator

COMMISSARIAT A L ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES
France
Rue des Martyrs 17
Grenoble, France
Administrative contact: Marie-Laure Page
Tel.: +33438782796
Fax: +33438785183
E-mail

Participants

HYPERSTONE GMBH
Germany
LINE-EID-STRASSE 3
KONSTANZ, Germany
Administrative contact: Harald Westerholt
Tel.: +49 7 53198030
Fax: +49 7 53151725
E-mail
MICRON SEMICONDUCTOR ITALIA SRL
Italy
VIA CAMILLO OLIVETTI
AGRATE BRIANZA, Italy
Administrative contact: Francesco Reina
Tel.: +39 9 56364804
Fax: +39 9 5636 4033
E-mail
KUNGLIGA TEKNISKA HOEGSKOLAN
Sweden
Valhallavaegen
STOCKHOLM, Sweden
Administrative contact: Thomas Sjöland
Tel.: +46 8 790 4113
Fax: +46 8 7511793
E-mail
LANCASTER UNIVERSITY
United Kingdom
BAILRIGG
LANCASTER, United Kingdom
Administrative contact: Sarah Taylor
Tel.: +44 1524 59273
Fax: +44 1524 843087
E-mail
Record Number: 85238 / Last updated on: 2014-10-14