Formal methods for hardware design still find limited use in industry. Yet current practice has to change to cope with decreasing design times and increasing quality requirements. This research report presents results from the Esprit project FORMAT (formal methods in hardware verification) which involved the collaboration of the enterprises Siemens, Italtel, Telefonica I+D, TGI, and AHL, the research institute OFFIS, and the universities of Madrid and Passau. The work presented involves advanced specification languages for hardware design that are intuitive to the designer, like timing diagrams and state based languages, as well as their relation to VHDL and formal languages like temporal logic and a process-algebraic calculus. The results of experimental tests of the tools are also presented.
Bibliographic Reference: EUR 17535 EN (1997) 293pp., FS
Availability: Available from Springer Verlag, Postfach 311340, 10643 Berlin (DE)
ISBN: ISBN 3-540-62007-9
Record Number: 199711019 / Last updated on: 1997-09-16
Original language: en
Available languages: en