Servicio de Información Comunitario sobre Investigación y Desarrollo - CORDIS

FP5

ASAP Informe resumido

Project ID: IST-2001-38059
Financiado con arreglo a: FP5-IST
País: Denmark

Specialization and analysis tools applied to PIC programs and Petri nets via CLP emulators

The functionality of a PIC processor, commonly used in applications such as wearable computing, has been modelled as an emulator written in Constraint Logic Programming (CLP). The PIC emulator can be specialised with respect to a given PIC program, using an online or offline partial evaluator, which are part of an analysis and specialisation toolset for logic programs developed in the ASAP project. The result is a CLP representation of the PIC program, which can be analysed using CLP abstract interpretation tools. The emulator serves as a demonstrator for a general approach to developing program analysis tools for a variety of different languages, using CLP representations of their semantics and a single set of CLP specialisation and analysis tools. The potential benefit of this approach is that advances in the CLP toolset are immediately transferred to the tools for other languages.

Contacto

John GALLAGHER, (Professor)
Tel.: +45-46-742196
Fax: +45-46-743072
Correo electrónico
Síganos en: RSS Facebook Twitter YouTube Gestionado por la Oficina de Publicaciones de la UE Arriba