Wspólnotowy Serwis Informacyjny Badan i Rozwoju - CORDIS

FP5

QUDOS Streszczenie raportu

Project ID: IST-2001-32358
Źródło dofinansowania: FP5-IST
Kraj: United Kingdom

Design of advanced threshold gate

At the initial stages of the project threshold logic gates and circuits were designed and simulated using models of III/V based RTDS and HFETs. These displayed high speed but were limited in fan-in and fan-out capabilities and as a result were unlikely to be viable at large scale integration. By contrast the circuits simulated for Si/SiGe based ITDs and NMOS/CMOS FETs showed a reduced speed but highly increased fan-in and fan-out. The models developed for the Si/SiGe ITD and high performance NMOSFET showed good correlation with the measured results and circuits

Kontakt

Martin MC GINNITY
Tel.: +44-2871-375417
Faks: +44-2871-375570
Adres e-mail
Śledź nas na: RSS Facebook Twitter YouTube Zarządzany przez Urząd Publikacji UE W górę