Community Research and Development Information Service - CORDIS

FP5

QUDOS Report Summary

Project ID: IST-2001-32358
Funded under: FP5-IST
Country: United Kingdom

Neural network with MVL weight assessment

An assessment was carried out to determine the potential of RTD based circuit topologies in VLSI architecture such as an FPGA, which is often used as a means of implementing neural networks. This particular application was chosen as it demonstrates very well the important issues facing VLSI chips such as: the drive to maintain (in line with Moore’s law) functional density/capacity, the high proportion of metal to device area due to interconnection conductors, propagation delay and power consumption. The core functionality of FPGAs is derived from SRAM based LUTs whilst the architecture can be configured for different application domains.

Related information

Contact

Martin MC GINNITY
Tel.: +44-2871-375417
Fax: +44-2871-375570
E-mail
Follow us on: RSS Facebook Twitter YouTube Managed by the EU Publications Office Top