Wspólnotowy Serwis Informacyjny Badan i Rozwoju - CORDIS

FP5

QUDOS Streszczenie raportu

Project ID: IST-2001-32358
Źródło dofinansowania: FP5-IST
Kraj: United Kingdom

Neural network with MVL weight assessment

An assessment was carried out to determine the potential of RTD based circuit topologies in VLSI architecture such as an FPGA, which is often used as a means of implementing neural networks. This particular application was chosen as it demonstrates very well the important issues facing VLSI chips such as: the drive to maintain (in line with Moore’s law) functional density/capacity, the high proportion of metal to device area due to interconnection conductors, propagation delay and power consumption. The core functionality of FPGAs is derived from SRAM based LUTs whilst the architecture can be configured for different application domains.

Powiązane informacje

Kontakt

Martin MC GINNITY
Tel.: +44-2871-375417
Faks: +44-2871-375570
Adres e-mail
Śledź nas na: RSS Facebook Twitter YouTube Zarządzany przez Urząd Publikacji UE W górę