

Annex to Deliverable 2.2: Fabrication Process specification for Junctionless MOSFET.

JP Colinge, Tyndall national Institute – 24/11/2020


The following graphs describe the variation of threshold voltage, I_{on} and I_{off} in long-channel (n-channel) junctionless transistors as a function of silicon nanowire width and thickness.

The threshold voltage is extracted from the maximum value of dg_m/dV_G plotted as a function of V_G using 2D simulations.




The I_{on} and I_{off} are expressed in arbitrary units (AU) because the channel length, the mobility and the drain voltage are not specified, but the I_{on}/I_{off} ratios are correct. I_{on} is defined at $V_G=1V$ and I_{off} at $V_G=0V$.


The gate material is a midgap metal ($E_{F_metal}=E_{i_silicon}$).

Four sets of graphs are presented, covering two channel doping concentrations and two equivalent oxide thickness (EOT) values.






$N_D = 1 \times 10^{19} \text{ cm}^{-3}$; EOT = 1 nm; Midgap gate









$N_D=2 \times 10^{19} \text{cm}^{-3}$; EOT=1nm ; Midgap gate



$N_D=1 \times 10^{19} \text{cm}^{-3}$; EOT=2nm ; Midgap gate



$N_D=2 \times 10^{19} \text{cm}^{-3}$; EOT=2nm ; Midgap gate

