WiserBAN



Project Acronym: WiserBAN

Project Title: Smart miniature low-power wireless microsystem for Body Area Networks

Call: FP7-ICT-2009-5, Collaborative project

Grant Agreement no.: 257454

Project Duration: 36 months

Coordinator: CSEM

Beneficiaries:

CSEM Centre Suisse D'Electronique et de Microtechnique SA – Recherche et Development	CSEM	СН
Commissariat a L'Energie Atomique et aux Energies Alternatives	CEA	FR
Fraunhofer-Gesellschaft zur Foerderung der Angewandten Forschung E.V.	FRAUNHOFER	DE
Valtion Teknillinen Tutkimuskeskus	VTT	FI
Technische Universitat Berlin	TUB	DE
Alma Mater Studiorum-Universita di Bologna	UNIBO	IT
Sorin CRM SAS	SORIN	FR
EPCOS SAS	EPCOS	FR
MED-EL Elektromedizinische Geraete GmbH	MED-EL	AT
Siemens Audiologische Technik GmbH	DE-SAT	DE
Debiotech S.A.	DEBIOTECH	СН
SignalGenerix Ltd	SG	CY
RTD TALOS Ltd	TALOS	CY

WiserBAN

Smart miniature low-power wireless microsystem for Body Area Networks

Deliverable identifier: D1.2

Deliverable title:-Final platform specification and architecture

Due date of deliverable: M16 (12/2011)

Actual submission date: M19 (03/2012)

Start day of project: 01/09/2010

Duration: 36 months

WP Number: WP 1 Scenarios, architecture & specifications

Organization name of lead partner for this deliverable (partner name): CSEM

Author(s): Erwan Le Roux, Jean-François Debroux

Document Status:

	Project funded by the European Commission within the Seventh Framework Programme Dissemination Level		
PU	Public	X	
PP	Restricted to other programme participants (including the Commission Services)		
RE	Restricted to a group specified by the consortium (including the Commission Services)		
СО	Confidential, only for members of the consortium (including the Commission Services)		

Revision History

Version	Date	Changed page(s)	Cause of change	Partner
V0	Feb14 2012		Creation	CSEM
V1			Pre-final version	SORIN
V2	March 28,		Reviewed version,	CSEM
	2012		unified D1.2 vs D1.3	
V3	April 9, 2012		Final review	CSEM

Disclaimer: The information in this document is subject to change without notice. Company or product names mentioned in this document may be trademarks or registered trademarks of their respective companies.

All rights reserved.

The document is proprietary of the WiserBAN consortium members. No copying or distributing, in any form or by any means is allowed without the prior written agreement of the owner of the property rights.

This document reflects the authors' view. The European Community is not liable for any use that may be made of the information contained herein.

Contents

E>	cecutive	Summary	8
1	Intro	oduction	9
2	Plat	form hardware architecture	10
	2.1	From scenarios to demonstrators	10
	2.2	3D SiP	12
	2.3	2D SiP	13
	2.4	microSD SiP	14
	2.5	SiP IOs	16
	2.5.	1 Common interface	16
	2.5.	2 microSD SiP specific interface	18
	2.5.	RF interfaces and 3D SiP specific antenna interface	18
	2.6	Generic design specifications	20
	2.6.	1 Temperature	20
	2.6.	2 Voltage supplies	20
	2.6.	3 Leakages	20
	2.7	Antennas	21
	2.7.	1 Overview	21
	2.7.	2 Active L-antenna to be mounted on 3D SiP	22
	2.7.	Agile slotted-dipole antenna to be mounted on 3D SiP	24
	2.7.	4 Passive microSDantenna	25
	2.7.	5 Passive antenna for cochlear implant	26
	2.7.	6 Antenna for cardiac implant	27
	2.8	Piezoelectric components	28

	2.8.1	Ove	erview	3
	2.8.2	RF f	Front-end filter	3
	2.8.3	IF1	filter	3
	2.8.4	BAV	N resonator	õ
	2.8.5	LF r	esonator	3
	2.9	Radio Sy	stem-on-Chip)
	2.9.1	Ove	erview39)
	2.9.2	Tra	nsceiver39)
	2.9.3	Con	itroller42	L
	2.9.4	Digi	ital peripherals42	2
	2.9.5	Osc	illator and clocks43	3
	2.10	nvRAM .	45	5
	2.11	Power m	nanagement	õ
	2.11.	1 Ove	erview	5
	2.11.	2 Bat	tery model47	7
	2.11.	3 1.08	8V to 1.32V primary voltage supply case 48	3
	2.11.	4 2.7	V to 3.63V primary voltage supply case48	3
	2.11.	5 Rad	lio SoC voltage reference49)
	2.11.	6 Pov	ver-on-Reset and EEPROM programming49)
3	Platfo	orm Soft	ware architecture50)
	3.1	Overviev	v50)
	3.2	Boot	51	L
	3.3	Hardwar	re Abstraction layer 51	L
	3.4	Radio Pr	otocol stack	L
	3.4.1	Ove	erview	L
	3 4 2	Ma	dia Access Control laver)

	3.4.3	Logical Link Control layer	. 55
4	Radio C	ommunication	. 57
4	.1 Co	mmunication range	. 57
	4.1.1	Overview	. 57
4	.2 Co	mmunication latencies versus current tradeoff	. 58
	4.2.1	Control-commands communication principle	. 58
	4.2.2	Data-streaming type of communication principle	. 60
	4.2.3	Other important aspects	. 62
<u>Anı</u>	nexes 1: I	EEPROM	. 70
Anı	nexes 2: I	Boost DC-DC converter	. 71
Anı	nexes 3: I	Boost DC-DC converter	. 72
Anı	nexes 4: I	Buck DC-DC converter	. 7 3
Anı	nexes 5: I	Buck DC-DC converter	. 74
Anı	nexes 6: I	Low-voltage LDO	. 75
Anı	nexes 7: I	Low-voltage LDO	. 76
Anı	nexes 8:	Varactor	. 77
<u>Anı</u>	nexes 11:	Compression coax board-to-board STAX®	. 81
1	Transm	ission	. 82
	1.1.1	Channel requirements	. 82
	1.1.2	Channel parameters	. 83
1	.2 Da	ta rate	. 83
	1.2.1	Data rate requirements	. 83
	1.2.2	Data rate parameters	. 84
1	.3 Lat	ency and delays	. 86
	1.3.1	Latency and delays requirements	. 86
	1.3.2	Latency and delays parameters	. 86

	1.4	Net	working	90
	1.4.	1	Networking requirements	90
	1.4.	2	Networking parameters	92
	1.5	Link	range	93
	1.5.	1	Link range requirements	93
	1.5.	2	Link range parameters	93
	1.6	Elec	tromagnetic compatibility	94
	1.6.	1	Electromagnetic compatibility requirements	94
	1.6.	2	Electromagnetic compatibility parameters	95
2	Sup	ply		95
	2.1	Sup	ply requirements	95
	2.2	Sup	ply parameters	95
3	Inte	rface	2	99
	3.1	RF ii	nterface	99
	3.1.	1	RF interface requirements	99
	3.1.	2	RF interface parameters	101
	3.2	Syst	em and interface	102
	3.2.	1	System and interface requirements	102
	3.2.	2	System and interface parameters	
	3.3		chanical interface	
	3.3.		Mechanical interface requirements	
	3.3.		Mechanical interface parameters	
4			nd reliability	
7	4.1	-	ility and reliability requirements	
			, , ,	
	4.2	Qua	llity and reliability parameters	ттт

Executive Summary

D1.2 is a deliverable from WP1 which is the workpackage that focuses on the selection and description of the platform applications which will be enabled by the WiserBAN BAN radio modules, on the derivation of the associated platform requirements, and on the definition of the radio system architecture.

In particular, D1.2 concerns Task 1.2 Platform architectures: the main objective of this task is to specify the requirements for the WiserBAN platform, based on the use cases derived in Task 1.1. In addition, other important requirements which are not directly related to the analysed applications may be considered here in order to maintain the generic character of the platform.

This formal deliverable "D1.2 Final platform specification and architecture" is the result of the evolution of the internal deliverable "IR1.2 Target radio platform and specification" that has evolved along the specification process up to be able to be delivered externally:

- The platform specification is derived from the use cases requirements and parameters that have been described in deliverable "D1.1 Report about WiserBAN platform applications". Details comments are associated to each particular demand in Annex 11. User point of view is described in the "IR1.1 (M4) Target platform specification and architecture" document and a more detailed designer point of view is described in this document.
- This document can be seen as a top-level PLATFORM specification. Detailed specifications for different sub-parts are associated to different specific documents to allow a distribution of specification work and update of those documents during the design.

1 Introduction

This formal deliverable "D1.2 Final platform specification and architecture" is the result of the evolution of the internal deliverable "IR1.2 Target radio platform and specification" that has evolved along the specification process up to be able to be delivered externally. As master specification of the platform, this document may still evolve to precise some points that have been considered unclear or to add some discovered points during the rest of the project.

The platform specification is derived from the use cases requirements and parameters that have been described in deliverable "D1.1 Report about WiserBAN platform applications". Details comments are associated to each particular demand in Annex 11. User point of view is described in the "IR1.1 (M4) Target platform specification and architecture" document and a more detailed designer point of view is described in this document.

This document can be seen as a **top-level PLATFORM specification**. Detailed specifications for different sub-parts are associated to different specific documents to allow a distribution of specification work and update of those documents during the design. This document is a readable, standalone and synthetic concatenation of the following sub-documents used the design teams on an internal basis:

- IR1.3 Target radio System-on-Chip architecture and specifications (CSEM), evolving to the D1.3 Final radio system architecture and specification.
- IM2.1 Target RF specifications (CSEM).
- IM2.2 RF_IF_MEMS Target Specs (CSEM).
- IM2.3 LF MEMS and Oscillator target specs (CSEM).
- IR3.2 Intermediate report on smart antenna-to-radio interface for the active tunable antenna (VTT).
- IR3.2 Intermediate report on smart antenna-to-radio interface for the active tunable antenna (VTT).
- IR4.1 Reconfigurable baseband and protocol draft architecture description (CEA).
- IR5.1 3D SiP platform architecture proposal (TUB).
- D6.1 Implementation of wearable and implantable BAN demonstrators (DE-SAT & SORIN)

Note that in case of inconsistency between those documents and this top-level specification, the correct values are the ones presented in the sub-part specification document listed above.

2 Platform hardware architecture

2.1 From scenarios to demonstrators

For sake of clarification, the following terminology is used when discussing about the demonstrators:

- Scenarios (or use-cases), established in WP1: Deliverable "D1.1 Report about WiserBAN
 platform applications" sketched several scenarios, among which four principal scenarios related
 to the four industrial end-users: Audio case (SAT), Insulin pump case (DEBIOTECH), Cardiac
 implant case (SORIN), cochlear implant (MEDEL).
- Demonstrator Platforms, to be realized in WP6: According to the DoW, there are two
 demonstrator platforms, namely the "Wearable BAN demonstrator" and the "Implanted BAN
 demonstrator". The former concentrates inputs related to the SAT and the DEBIOTECH
 scenarios, the later towards the SORIN and the MEDEL scenario. The Demonstrator Platforms
 collects the technology bricks from WP2 to WP5 and assembles them into prototypes for
 validating and demonstrating the WiserBAN concepts.

At this stage, the precise architectural break-down of the demonstrator platforms needs yet to be defined, under the lead of the industrial end-user partners. For the sake of channelizing the discussions, the following table shows the relation between the two Demonstrator Platforms and the four principal end-user-driven Scenarios (or use-cases).

The color codes are the following:

Blue is for the Wearable Demonstrator platform:

- Dark blue for the principal items of the demonstrator: this targets a full demonstration based on the complete set of building bricks from WiserBAN (SoC/SiP, antenna, protocol) jointly with other end-user components (housing, other chips, power-management, applicative software, etc).
- Light blue for secondary items of the demonstrator: this concerns only a "limited" validation with only selected building bricks:

Purple is for the Implanted Demonstrator platform:

- **Dark purple** for the principal items of the demonstrator: this targets a full demonstration based on the complete set of building bricks from WiserBAN (SoC/SiP, antenna, protocol) jointly with other end-user components (housing, other chips, power-management, applicative software, etc).
- **Light purple** for secondary items of the demonstrator: this concerns only a "limited" validation with only selected building bricks.

Demo.	Scenario		Platform					
Platform	(use-case)	BAN node type	SiP Antenna		Available Supplies ⁽²⁾	Used interface		
	Audio Case	Behind-The-Ear Hearing Instrument	3D	VTT active	Zinc-air +	I2S, GPIO		
	(SAT)	In-The-Ear Hearing Instrument ⁽³⁾	3D	CEA Active	Voltage step-up			
Wearable		Remote Control (1)	Micro	SD card, see line at	bottom of table			
BAN demo	Insulin Pump Case (DEBIOTECH)	Insulin Pump ⁽⁴⁾	2D	Debiotech	Zinc-air + 2.3V	UART, GPIO		
		Remote Control (1)	MicroSD card, see line at bottom of table					
	Cardiac Implant Case (SORIN)	Cardiac Pump	2D	Sorin	Lithium + Voltage step-down	SPI		
Implanted		Remote Control (1)	Micro	SD card, see line at	bottom of table			
BAN demo	Cochlear Implant Case (MEDEL)	Cochlear Implant (5)	2 D	CSEM	Li-ion + Voltage step-down	12, SPI		
		Remote Control (1)	Micro	SD card, see line at	bottom of table			
Both demo platforms MicroSD card Remote control for several Scenarios (1)		2D	CEA LETI passive	2.0-3.6V + on-SiP LDO	SPI			

Table 1: Demo. platforms vs SiP type, antenna, supply and IOs. C.f. text above for color code.

Notes:

- 1. The remote control node is the same for all scenarios and demonstrators
- 2. The SiP necessitates a 1.2V±10% supply for its core and a max. 3.6V supply for its digital IOs. The voltage of this IOs voltage supply depends on the voltage supply of the circuitry connected to these digital IOs (e.g. 1.8 is the M95M01 EEPROM min. voltage supply).
- 3. The In-The-Ear platform case is redundant with the Behind-The-Ear demonstration platform for its functionality: its study is then limited to its dedicated antenna and propagation environment.
- 4. The budget link associated to the Insulin Pump is less constrained than the others. The product, with especially an embedded antenna, already exists: its study is then more theoretical and concentrated on the improvement in term of functionality and current consumption.

The Cochlear Implant platform case is redundant with the Behind-The-Ear demonstration platform for its functionality aspects: its study is then limited to its dedicated antenna and propagation environment.

2.2 3D SiP

The 3D SiP try to reduce as much as possible the overall volume of the SiP.




Figure 1: 3D SiP Schematic




Figure 2: 3D SiP layers stacking principle

2.3 2D SiP

The 2D SiP try to reduce as much as possible the thickness of the SiP.





Figure 3: 2D SiP Schematic



5.0 x 3.5 x 0.8mm³ (approximation tbc)

3x copper layers

2x 50µm FR4 interlayer

 $Ø100\mu m$ via $Ø150\mu m$ via pad

100µm isolation and min. trace width

Figure 4: 2D SiP layers stacking principle

2.4 microSD SiP

The microSD SiP embed a complete RF modem including the antennain a microSD card.




Figure 5: microSD SiP schematic

22.0 x 11.0 x 1.0mm³

4x copper layers

2x 50μm FR4 interlayer

Ø100μm via Ø150μm via pad

100µm isolation and min. trace width



Figure 6: microSD SiP layers stacking principle

The microSD card SiP supports the common SiP interface (described in section2.5) on one side for test and programming purpose together with a SPI interface to the SOC, mechanically and electrically compatible with standard microSD card SPI interface. Once programmed, the common SiP interface can be masked with a sticker for insulation.




Figure 7: microSD card mechanical description

The microSD card SiP embeds an antenna in the 11x7mm extension from the standard mechanical format (c.f. section 2.7.4 and annex 10). The host microSD cardholder necessitates then an opening in order to place this antenna extension out of the host case (e.g. smartphone).

2.5 SiP IOs

2.5.1 Common interface

The electrical interfaces are described in the table below:

Name	I/O	Description
VDDA	supply	Core analog positive voltage supply (1.2V±10%) (1)
VDDD	supply	Core digital positive voltage supply (1.2V±10%) (1)
VDDIO	supply	Digital interface positive voltage supply (<3.6V)
GND	supply	Ground of the platform and negative voltage supply
RADIO	analog	Antenna port for 2D SiP, unused for other SiP
NRESET	in	Platform reset, active low, pull-down by default
JTAG_TCK	in	JTAG Test ClocK
JTAG_TDI	in	JTAG Test Data Input
JTAG_TDO	out	JTAG Test Data Output
JTAG_TMS	in	JTAG test Mode Select
JTAG_TRST	in	JTAG Test ReSeT, actif low
SPI1_NSS	in	SPI Not Slave Select of external used by bootloader
SPI1_SCK	in-out	SPI Serial Clock
SPI1_MOSI	in-out	SPI Master-Out Slave-In
SPI1_MISO	in-out	SPI Master-In Slave-out
GPIO1(3)		
GPIO1(2)	in out	General Purpose Input-Output, with multiplexed
GPIO1(1)	in-out	functionalities as described in the table below
GPIO1(0)		

Table 1: List of supply and ports of the SiP.

1. Present on microSD card SiP interface but an implemented voltage regulator elaborates the VDDA and VDDD from VDDIO inside of microSD card SiP (become then output instead of input).

Different serial communication interfaces are multiplexed on the GPIO as describe in the table below:

10	SPI (11)	UART (10)	GPIO ² (00)			
GPIO1(3)	SPI1_NSSIN ¹	GPIO1(3)				
GPIO1(2)	GPIC	01(2)	I2S1_SCK	GPIO1(2)		
GPIO1(1)	GPIO1(1)	UART1_RX I2S1_WS		GPIO1(1)		
GPIO1(0)	GPIO1(0)	UART1_TX	I2S1_SD	GPIO1(0)		

Table 2: description of multiplexed serial interface on GPIOs.

- 1. The SPI1_NSSIN is used for SPI interface when SoC in slave mode.
- 2. GPIO is the «by default» functionality of the pad, each pad can be configured independently.

To facilitate the test of different SiP and use a common programming tool, they are all sharing a common interface with same "bottom" PCB footprint that is described below:

	SiP Common Pinning bottom view					
6	GND	JTAG_TRST	JTAG_TDI	ANTENNA	GND	GND
5	IFOUTM	JTAG_TMS	JTAG_TDO	JTAG_TCK	VDDA	GND
4	IFOUTP	VDDIO			VDDA	GND
3	NRESET	VDDA			VDDD	SPI1_MISO
2	GND	GND	GPIO1(0)	GPIO1(2)	SPI1_NSS	SPI1_SCK
1		GND	GPIO1(1)	GPIO1(3)	SPI1_MOSI	GND




Table 3: SiP common interface pinning.

2.5.2 microSD SiP specific interface

An additional interface part described below is added only on microSD card (in operation, a sticker to insulate the common interface may be needed):




Figure 8: microSD card SPI mode compatible interface (NSS on GPIO&(3)).

2.5.3 RF interfaces and 3D SiP specific antenna interface

2.5.3.1 For the 2D SiP

The RF interface is implemented as RADIO footprint pad on the "bottom" common interface described in preceding section 2.5.1. This is a 50Ω connection to an out-of-SiP antenna.

2.5.3.2 For the 3DSiP

There are two possible active antennas described in section 2.7.2 and 2.7.3 that are mounted on "top" of SiP, i.e. at opposite side of "bottom" common interface described in preceding section 2.5.1. Because the two considered antennas are using different tuning scheme, they are connected to two different nodes of the SoC, the unused connection needing to remain unconnected on antenna side. A common physical bottom SiP interface is described below in Figure 9 below:





Figure 9: top 3D SiP interface to active antennas.

Note that attention has been paid to not miniaturize too much the RF interface in order to facilitate the testing (of SiP as well as antennas), for example with RF connector described in annexes 11.






Figure 10: example of antenna superposition with antenna bottom footprint.

2.5.3.3 For the microSD SiP

The RADIO pad of the "bottom" common interface described in preceding section 2.5.1 remained unconnected because the antenna is embedded into the SiP as described in the section 2.7.4. There is then no RF signal at SiP interface.

2.6 Generic design specifications

2.6.1 Temperature

Because the targeted applications are Body-Area-Network, the temperature range should be limited to commercial grade, i.e. **0°C to 60°C** range. But we also want to enlarge the possible application of the platform to Wireless-Sensor-Network type of applications. For this reason and even if exceptions are always possible to not overstress the design, we are targeting the industrial grade, i.e. the **-40°C to 85°C** range.

2.6.2 Voltage supplies

The 65nm CMOS core voltage is fixed to 1.2V±10%, i.e. in the **1.08V to 1.32V** range. This voltage range is well aligned with the voltage provided by Zinc-air type of battery. When possible (to not overstress the design), it is interesting to **note min. 0.9V compliance** for possible enlargement to alkaline cell type of supply. This voltage can be further referred as "low-voltage" or "SoC core" supply.

On one hand, the 65nm CMOS thick gate transistors for digital IOs can handle up to 3.3V+10%. On the other hand, for large choice of EEPROM (or sensor, controller, etc), it is interesting to maintain the IOs voltage above 2.7V (even if the chosen one for the microSD card is 1.8V compatible). The voltage range, also well aligned with primary lithium cell (i.e. Li-SOCl2 or Li-MnO2) is then **2.7V to 3.6V**. This voltage can be further referred as "high-voltage" or "SoC IOs" supply.

2.6.3 Leakages

Because of important leakage variations with respect to temperature and technological cases, we only consider typical cases at 25°C for leakages calculations.

For long-autonomy scenarios (e.g. cardiac implant), the current consumption in standby may outbalance the active current consumption because of very low activity duty cycling to achieve multivears of autonomy. For such applications a standby current in the order of 1μ A is typically needed. The 65nm CMOS technology has been chosen for best active current performances and miniaturization but it can, certainly in this first integration, induce higher leakage current because of non-optimized digital library and memory. A special mode with a complete platform supply disconnection controlled by an external controller would be needed to reduce the leakage current.

However, to anticipate the use of low-leakages libraries and SRAM, it is important to maintain the leakages of the designed analog blocs at a low level.

2.7 Antennas

2.7.1 Overview

Several antennas are considered depending on the physical dimensions of the demonstrator.

All considered antennas are small and then induce close to isotropic radiation pattern, not considering their environment.

For the tiniest antenna cases, because of the associated low bandwidth, impedance-tuning schemes have to be considered in order to re-align the optimum frequency and, in general, optimize the antenna efficiency.

The precise specifications of the different antennas are described in the "IR3.2 Intermediate report on smart antenna-to-radio interface for the active tunable antenna" document from which the formal deliverables of the project Documents D3.2 and D3.3 will be derived.

2.7.2 Active L-antenna to be mounted on 3D SiP

The active tuning scheme is implemented in the SoC, placed between the RF front-end SAW filter and the antenna. It involves digitally tunable serial capacitor and a sensing mechanism controlled via a SPI-like interface by the on-chip controller (i.e. software algorithm).




Figure 11: Active L-antenna

Typical specification are at 25°C, voltage supply=1.2V, unless otherwise noted.

Parameter	Test conditions, comments Min. Typ. Max U			Unit	
Antenna Frequency		2400	2400 2484		MHz
Antenna Bandwidth	50Ω matched, -10dB s11		10		MHz
Antenna Gain	50Ω matched, including losses	-12	-10	-8	dBi
Antenna size		8.0 x 4.0		mm ²	
Antenna height		0.7			mm

Table 4: Active L-antenna specifications




Figure 12: Antenna tunable matching network and impedance sensing

Typical specification are at 25°C, voltage supply=1.2V, unless otherwise noted.

Parameter	Test conditions, comments	Min.	Тур.	Max	Unit
Voltage supply		1.08	1.2	1.32	V
Fixed capacitance	Shunt capacitor (C _{SH})		0.41		pF
Tuning step			0.10		pF
Max. capacitance			5.60		pF
Fixed capacitance			1.05		pF
Tuning step	Serial capacitor (C _{SER})		0.21		pF
Max. capacitance			4.20		pF
Capacitor Q value			270		
RF switch Ron				1	Ω
Sensing active current			1		mA
Sensing leakages (2)	Including tuned capacitors			1	nA

Table 5: Active L-antenna specifications

Note that the active tuning scheme is described in the "IR3.2 Intermediate report on smart antennatoradio interface for the active tunable antenna" Document.

2.7.3 Agile slotted-dipole antenna to be mounted on 3D SiP

This antenna is the tinier antenna.

The agility scheme involves a discrete varactor, such as the one described in the annex 8, implemented directly on the antenna and an associated DC biasing voltage introduced via the antenna feed interface.




Figure 13: Agile slotted-dipole antenna

Typical specification are at 25°C, voltage supply=1.2V, unless otherwise noted.

Parameter	Test conditions, comments	Min.	Тур.	Max	Unit
Antenna Frequency (1)		2400		2484	MHz
Antenna Bandwidth	50Ω matched, -10dB s11		10		MHz
	Without considering ground				
	plane extension in antenna		1		
Total efficiency	integration and the human			%	
	body effect				
	50Ω matched, included losses				
Antenna Gain	and without considering		-17.7		dBi
	human body effects				
Tuning active current	1μA DC leakages at RF port			10	μΑ
	Estimation from simulation				
Voltage control	results and varactor datasheet	1		2	V
	(by step of 0.02V)	1		2	V
Antenna size			5.0 x 5.0		mm ²
Antenna height			2		mm

Table 6: Agile slotted-dipole antenna specifications

2.7.4 Passive microSDantenna

The preliminary design of the passive antenna is a folded T-shaped monopole antenna as shown in the figure 4. It is designed to be integrated on $11 \times 7 \times 1 \text{ mm}^3$ micro SD extension.




Figure 14: Preliminary design of the passive antenna

Parameter	Test conditions, comments	Min.	Тур.	Max	Unit
Antenna Frequency (1)		2400		2484	MHz
Antenna Bandwidth	50 Ω matched, -10dB s11		35		MHz
Antenna Gain	50Ω matched, including losses For L=15mm (micro SD card length)		0		dBi
	For L=3mm		-4		
	For L=15mm		63		_,
Total efficiency	For L=3mm		25		%
Antenna size		-	11.0 x 7.0	0	mm ²
Antenna height			1		mm

Table 7: Passive antenna specifications

The results presented in this table do not consider the Micro-SD antenna insertion into the remote control

2.7.5 Passive antenna for cochlear implant

This antenna is large but need to be extremely flat because implanted between the skull and the skin. The very special environment needs to be taken into account in order to maximize the RF power radiated to the outside of the body.




Figure 15: Passive cochlear implant antenna

Parameter	Test conditions, comments	Min.	Тур.	Max	Unit
Antenna Frequency		2400		2484	MHz
Antenna Bandwidth	50 Ω matched, -10dB $ s11 $		210		MHz
Antenna Gain	50 Ω matched, including losses		-0.1		dBi
Antenna size			28 x 28		mm ²
Antenna height			3.8		mm

Table 8: Passive cochlear implant antenna specifications

Because the antenna alone impedance is quite low, a matching network is necessary between the SoC with a 50Ω interface and the antenna. To obtain a wide enough bandwidth, a Π network is proposed as described in the Figure 16 below:




Figure 16: Proposed ∏ impedance matching network

2.7.6 Antenna for cardiac implant

This antenna is the bigger antenna but need to be installed outside the cardiac implant titanium package, inside the connector's head. The very special environment with metal parts needs to be taken into account in order to maximize the RF power radiated to the outside of the body. Because of compatibility with MICS standard (402-405 MHz) this antenna is dual band. However, in WiserBAN, only the 2.4-2.5 GHz band will be used and is specified here.

This antenna is not developed in WiserBAN project: existing design isreused. Antenna characteristics are given below for information.




Figure 17: Cardiac implant passive antenna

Picture shows loop antenna (top left), loop antenna in plastic molding (top right) and complete assembly including cardiac probes metal inserts (bottom).

Parameter	Test conditions, comments	Min.	Тур.	Max	Unit
Antenna Frequency		2400		2500	MHz
Antenna Bandwidth	50 Ω matched, -10dB $ $ s11 $ $		40		MHz
Antenna Gain	50 Ω matched, including losses	-6.6		+2.7	dBi
Antenna size			10 x 4		mm ²
Antenna height			<1		mm

Table 9: Cardiac implant passive antenna specifications

2.8 Piezoelectric components

2.8.1 Overview

The precise specifications of the different piezoelectric components are described in the "IM2.2 Internal Milestone: RF, IF MEMS Target specifications" and "IM2.3 Internal Milestone: LF MEMS and oscillator target specifications" documents from which the D2.2 and D2.3 prototypes as deliverables of the project will be derived.

2.8.2 RF front-end filter

The front-end filter is a SAW filter realizing a filtering between the antenna and the transceiver. In transmission, this filter reduces the output level of harmonics at multiples of the RF frequency. In reception, more importantly, it reduces the level of out-of-band interferer reducing the probability of jamming and then improving the quality of service. This filtering is especially important because the low current consumption is obtained with linearity tradeoff in the receiver chain that may make the receiver more sensitive to strong interferers.




Figure 18: transceiver signal paths

Two different filters are required to cover the full range of applications. One standard filter will cover the 2.4 to 2.4835 GHz ISM band while the other one will cover the 2.483 to 2.5 GHz

2.8.2.1 2.4 – 2.4835 GHz RF Front end filter

This filter (EPCOS reference E369A) is intended to reject the out of band strong interferers especially from the 1.8 GHz and 2.5 GHz bands.


	Specifications E369A			
Parameter	Min.	Тур.	Max.	Unit
Operating temperature range	0	-	60	°C
Center Frequency	-	2441.75	-	MHz
Passband Width	83.5	-	-	MHz
Max Insertion Loss over 83.5 MHz band @ Fc	-	2.2	2.8	dB
Relative attenuation				
880 - 960 MHz	40	43.5	1	dB
960 - 1800 MHz	34	42	1	dB
2110 - 2170 MHz	40	47	-	dB
2700 - 2800 MHz	35	39	1	dB
3600 - 5000 MHz	28	44	-	dB
Amplitude Ripple over 83.5 MHz band @ Fc	-	1.0	2.0	dB
Input V.S.W.R. over Passband	-	1.5	2.0	
Output V.S.W.R. over Passband	-	1.5	2.0	
Source Impedance (single - no external matching)	-	50	-	Ω
Load Impedance (single - no external matching)		50	-	Ω
Package size	DSSP 0.95 x 0.6 mm (CBT06A)			
Package height	0.2 mm + 0.085 mm (bumps)			

Pinout configuration:

Input:1

Output: 4

To be grounded: 2, 3, 5, 6






Table 10: 2.4-2.4835GHz RF Saw Filter specification




Figure 19: 2.4-2.4835GHz RF Saw Filter measurement results at 25°C

Note that the 2.4835-2.5GHz band is not covered even if the associated losses should be limited and should make the wiserband system functional over the 2.4835-2.5GHz band.

2.8.2.2 2.4835-2. 5GHz RF front-end filter

The 2.4835-2.5GHz is an alternate frequency band of operation, not considered in the project proposal. The first usage of this band is the downlink of the Globalstar satellite modile phone service. A secondary usage, presently in discussion, may be Low Power Active Medical Implant operation.

If this dedicated band is targeted, a dedicated optimized filter should be designed, i.e. rejecting as much as possible the interferers in the crowded ISM 2.4-2.4835GHz band. Such a RF front-end filter could be defined as below:

This filter is intended to reject the out of band strong interferers especially from the 1.8 GHz, 2.4 GHz and 2.5 GHz bands.

	Specifications proposal			
Parameter	Min.	Тур.	Max.	Unit
Operating temperature range	0	-	60	°C
Center Frequency	-	2491.75	-	MHz
Passband Width	16.5	-	-	MHz
Max Insertion Loss over 16.5 MHz band @ Fc	-	2.0	2.8	dB
Relative attenuation				
880 - 960 MHz	40	-	-	dB
960 - 2110 MHz	38	-	-	dB
2110 - 2400 MHz	35	-	-	dB
2400 - 2440 MHz	27	-	-	dB
2440 - 2450 MHz	18	-	-	dB
2535 - 2545 MHz	18	-	-	dB
2545 - 2560 MHz	25	-	-	dB
2560 - 3600 MHz	35	-	-	dB
3600 - 5000 MHz	28	-	-	dB
Amplitude Ripple over 16.5 MHz band @ Fc	-	-	1.0	dB
Input V.S.W.R. over Passband	-	-	2.2	
Output V.S.W.R. over Passband	-	-	2.2	
Source Impedance (single - no external matching)	-	50	-	Ω
Load Impedance (single - no external matching)	-	50	-	Ω
Package size	DSSP 0.95 x 0.6 mm (CBT06A)			
Package height	0.2 mm + 0.085 mm (bumps)			

Table 11: 2.4835-2.5GHz RF Saw Filter specification

The pinout configuration and mechanical are the same as for E369A (c.f. preceding section 2.8.2.1).




Figure 20: 2.4835-2.5GHz RF Saw Filter specification and simulated behavior

2.8.3 IF1 filter

Two IF1 filters are considered at the beginning of the project. One can consider the BAW filter as a better choice for the current consumption. But this is a risky solution because involving a less mature technology than SAW filter that can be considered as a fold-back solution. The two solutions could be reduced to one choice for the realization of the demonstrators, once the IF1-Filters are evaluated after the first test-chip silicon characterization.




Figure 21: transceiver signal paths

2.8.3.1 BAW IF1 filter

This is a 2 GHz narrow-band filter designed together with a dedicated on-chip interface implemented in the SoC.

Parameter	Test conditions, comments	Min.	Тур.	Max	Unit
BAW IF filter size					
Width		1.03	1.09	1.15	mm
Length		1.14	1.20	1.26	mm
Height	+85μm bump height			250	μm
BandWidth	Measured at 3 dB		10		MHz
Impedance			1.5		kΩ

Table 12: BAW IF1 filter specifications

The IF1 filter is an out-of-chip piezoelectric passive filter with a narrow bandwidth intended to filter out in-band interferers, especially at multiples of the sub-sampling frequency. An important characteristic of this filter is to present a high impedance above which allow slow drive current.

2.8.3.2 SAW IF1 filter

The IF1 filter (EPCOS reference E370A) is an out-of-chip piezoelectric passive filter with a narrow bandwidth intended to filter out in-band interferers, especially at multiples of the sub-sampling frequency.

	Specification E370A			A
Parameter	Min.	Тур.	Max.	Unit
Operating temperature range	0	-	60	°C
Center Frequency	-	2002.29	-	MHz
Passband Width	5.0	-	-	MHz
Max Insertion Loss over 5MHz band @ Fc	-	1.8	3.0	dB
Relative attenuation				
0.1 - 1942.5 MHz	23	44	-	dB
1942.4 - 1952.4 MHz	30	40	-	dB
1952.4 - 1966.0 MHz	23	29	-	dB
2038.0 - 2088.7 MHz	23	27.5	-	dB
2088.7 - 2098.7 MHz	44	50	-	dB
2098.5 - 5000.0 MHz	23	43	-	dB
Amplitude Ripple over 5MHz band @ Fc	-	0.1	0.5	dB
Phase Variation over 5MHz band @ Fc	-	1.5	10	deg
Group Delay Variation over 5MHz band @ Fc	-	5.6	20	ns
Input V.S.W.R. over 5MHz band @ Fc	-	1.15	1.4	
Output V.S.W.R. over 5MHz band @ Fc	-	1.25	1.5	
Source Impedance (differential)		200		Ω
Load Impedance (differential)		200 Ω		
Package size		DSSP 0.9 x 0.65 mm		
Package height	0.2 m	0.2 mm + 0.085 mm (bumps)		

Pinout configuration:

Input : 1, 8

Output : 4, 5

To be grounded: 2, 3, 6, 7




Table 13: SAW IF1 filter specifications




Table 14: SAW IF1 filter specifications and measurement results at 25°C

2.8.4 BAW resonator

This BAW resonator (EPCOS reference E349C) is used, in conjunction with a dedicated on-chip oscillator, to provide a high frequency low-phase-noise reference to the transceiver. The associated relative low-current consumption and unique fast settling time is a key characteristic for the transceiver architecture and the associated low-current consumption.

Two mechanical versions are considered: the first one corresponds to its implementation in a standard (SAW filter) package whereas the second one is a Chip-Scale-packaging, optimized in size.

Parameter	Test conditions, comments	Min Typ	Max	Unit
$(f_s+f_p)/2$	f _s , f _p series and parallel resonance	204	8	MHz
Qs		150	0	
Qp		150	0	
$k^2 (C_m/C_0)$		6		%
C_0	(140Ω @ f _s)	0.5		pF
C _m		30		fF
R _m		1.1		Ω
R_0		0.4		Ω
Initial frequency			± 400	ppm
Temperature coeff.				
α			±0.6	ppm/°C
β			-30	ppb/°C²
$\Delta T_0 = -\alpha/2\beta$			±10	°C
Frequency drift				
over -40 to 85°C		-150	+3	ppm
over 0 to 50°C		-40	+3	ppm
Package size	First version	1400 x 1	1100	μm
Package height	11130 VE131011	450	μm	
Package size	Second version	800 x 6	μm	
Package height	Second version	200 + 85 (bump)	μm

Table 15: BAW resonator specifications

Pinout configuration:

Inputs: 3 and 4

(any of them can be grounded)

Not connected: 1, 2, 5

(any or all of them can be grounded)




Figure 22: BAW resonator mechanical description

An important feature of this component necessary to provide a low-noise frequency reference is that it is potentially tinier than classical AT-cut quartz crystals.

2.8.5 LF resonator

This low-frequency silicon resonator is used in conjunction with an on-chip oscillator to provide an ultra-low power and precise frequency reference for long-term time scheduling (Real-Time-Clock).

Parameter	Test conditions, comments	Min	Тур	Max	Unit
$(f_s+f_p)/2$	f _s , f _p series and parallel resonance (1)	0.5		1	MHz
FoM	$Q \times k^2$		30		
C ₀				2	pF
Initial frequency	Not critical (2)				ppm
Temperature coeff.					
α	(3)		-30		ppm/°C
Package size	First version	2100 x 1230		μm	
Package height	First version		500		μm
Package size	Second version	660 x 660		μm	
Package height	Second version	150	+ 85 (bu	ımp)	μm

Table 16: LF Silicon Resonator specifications

Notes:

- 1. A 32kiHz is flexibly formed from any resonance frequency at the given range.
- 2. Not critical: correction factors to be used within the oscillator IC will be determined by calibration measurements.
- 3. It is not desirable to have a TCF of smaller magnitude since the LF MEMS resonator has a role of a temperature sensor as well.
- 4. Any parasitic resonance should have FoM<2.

Both BAW resonator and LF silicon resonator have too wide production tolerances and temperature drift. But using the fact that they are uncorrelated, both frequencies can be compensated at system level using calibrations.

An important characteristic of this component necessary to provide a low frequency reference is that it is potentially tinier than classical fork quartz crystals (e.g. 32kiHz wristwatch crystal).

2.9 Radio System-on-Chip

The Radio SoC specification is the objective of deliverable D1.3. For sake of easy reading, a summary is provided in this section.

2.9.1 Overview

The radio SoC integrates the 2.45GHz radio transceiver and the controller that handles the software part of the radio communication protocol.

The precise specification is described in the "D1.3 Final radio system architecture and specification" document.

2.9.2 Transceiver

Typical specification are at 25°C, voltage supply=1.2V, unless otherwise noted.

Parameter	Test conditions, comments	Min.	Тур.	Max	Unit
Voltage supply	Core analog and digital	1.08	1.2	1.32	V
Temperature	Operating	-40	25	85	°C
RF frequency (1)		2400		2500	MHz
PeakDatarate (2)				2000	kbit/s
Modulation index (3)	2-FSK	0.3	0.5		
Channel bandwidth (4)	-3dB			2	MHz
Sensitivity	1‰ BER, for 2Mbit/s MSK		-87		dBm
Rejection					
Adjacent channel (5)	±5MHz for 2Mbit/s MSK		0		dB
Alternate channel (5)	±10MHz for 2Mbit/s MSK		-30		dB
Intermodulation (5)	Adjacent & alternate		0		dB
Transmitted power (6)	2Mbit/s MSK		-2	0	dBm
Turnaround time	Rx to Tx or opposite		10		μs
RF&analog current					
Receiver ⁽²⁾	Steady state		7.5		mA
Transmitter ⁽³⁾	Steady state		7.5		mA
Digital current					
Receiver			200		μΑ
Transmitter			100		μΑ
Startup overhead (7)	Rx or Tx		0.25		μC
Leakage			50		nA
SoC dimensions		2.3 x 2.	0 x 0.25		mm ³

Table 17: transceiver specifications

Notes:

1. The RF frequency range is limited by RF the front-end filter and IF1 filter frequencies for maximum performances (e.g. interferer rejection). Other frequency ranges in the vicinity, such as

2360MHz to 2400MHz for 802.15.4j or 24835MHz to 2500MHz for 802.15.6 are also possible but require different piezoelectric components.

- 2. The peakdatarate can be digitally tuned to integer fractions of the maximum raw datarate in order to increase the budget link. But note that the sensitivity improvement is not linear because it is also depending on the channel bandwidth. Note also that the effective datarate is affected by the protocol overhead (preamble, sync. word, address, CRC, etc).
- 3. Thanks to the modulation through the RF synthesizer in transmission, the modulation index is only limited by the digital settings.
- 4. There is no real interest to lower the channel bandwidth below this minimum because it has to handle the reference frequencies misalignment. Thanks to $\Sigma \Delta$ RF synthesis, the channel center frequencies can be freely fixed.
- 5. The rejections are defined as the energy of interferer over the sensitivity plus 3dB at which the BER is 1‰. For intermodulation, both adjacent and alternates are at same level and only one of them is modulated.
- 6. At 2.4GHz, there is a 40dB free-space path loss associated to the first 1m-communication range with 0dBi antennas. The 1/d² radiated energy density adds 6|20dB free-space propagation losses every factor of 2|10 in distance.
- 7. This startup overhead is a very important specification because of the preferred duty cycling scheme for average current reduction: for intermittent communication, the ultra-low-power receiver has an average current consumption directly proportional to this value and to the RF channel sampling frequency. For continuous streaming of information, the average current is proportional to the average datarate only if this overhead can be neglected versus the transceiver steady-state current multiplied by the packet duration. The shorter is this packet duration, the shorter are the latency and the easier is the associated supply noise filtering. Note that to minimize this overhead, the different sub-blocks are powered on "just in time" depending on their different startup time inducing a non-constant current profile as described in the Figure 23 below:




Figure 23: standby, radio start-up and active currents

2.9.3 Controller

The controller is a 32bit RISC general-purpose controller with additional DSP-oriented instruction set using two MAC engine.

Typical specification are at 25°C, voltage supply=1.2V, unless otherwise noted.

Parameter	Test conditions, comments	Min.	Тур.	Max	Unit
Voltage supply		1.08	1.2	1.32	V
IO voltage range (1)		1.8		3.6	V
Temperature	Operating	-40	25	85	°C
Clock frequency		0.1		32	MHz
Memory	Program + Data memory		96		kByte
SoC wakeup time					
Power-up	96kB SPI-loading at 5Mbit/s		1		S
From sleep (2)	Using GPIO based IRQ or Timer		10		μs
Active current					
CPU			50		μA/MHz
Sleep	RTC running, 25°C		12		μΑ
Leakages (3)					
Digital			2		μΑ
RAM	Typical case 25°C		9		μΑ
RTC current			1		μΑ

Table 18: transceiver specifications

Notes:

- 1. Depends in practice of voltage supply of components that are outside of the SoC, e.g. nvRAM used for the boot (c.f. section 2.10).
- 2. The sleep state is triggered by a μController instruction. The wake-up is triggered by an event (typ. a RTC IRQ). During the sleep state, the major part of the digital system is unclocked to minimize the current consumption. Of course, also to minimize the current consumption, the BAW oscillator is preferably switched off and then the only available digital clock is coming from the Silicon resonator oscillator, typically limited to 100kHz. The BAW oscillator starts up very quickly, i.e. in less than one cycle of the 100kHz clock that limits the frequency switching time: an instructionwakes up the BAW oscillator and another instruction is necessary to switch the digital frequency.
- 3. Without RAM and digital libraries optimized for low leakage.

2.9.4 Digital peripherals

In addition with the transceiver with its digital baseband several digital peripherals of the controller have been implemented:

- **ReQuest Controller** manages the interrupt triggered by other peripherals.
- **GPIOs** are general purpose digital Input-Output with push-pull output, selectable pull-up, input with Schmidt trigger.
- SPI with a dedicated NSSOUT pin for selection of nvRAM used by bootloader.
- **I2S** multiplexed on GPIO pin as secondary functionality.
- **UART** multiplexed on GPIO pins as third functionality.
- JTAG interface for debug and possible interface for external nvRAM.
- 4x Timers and Watchdog, mainly to generate interrupts.
- RTC, mainly for Real Time counting whatever is the state of the system, e.g during sleep mode.

2.9.5 Oscillator and clocks

Oscillator and clocks

Two oscillators are integrated:

- An ultra-low-power low-frequency oscillator based on silicon resonator for time precision (c.f. chapter 2.8.5). An associated 32.768kHz derived clock is used for long-term scheduling (RTC) and tuning of the BAW resonator.
- A low-power high-frequency oscillator based on a BAW resonator (c.f. chapter 2.8.4). The
 derived clocks are used by the transceiver as low phase noise frequency reference and by the
 controller as high-frequency clock source.

Typical specification are at 25°C, voltage supply=1.2V, unless otherwise noted.

Parameter	Test conditions, comments	Min.	Тур.	Max	Unit
Voltage supply		1.08	1.2	1.32	V
Temperature	Operating	-40	25	85	°C
Si resonator osc.					
Frequency (1)		0.5		1	MHz
Startup time			50		ms
Startup current			0.1		μC
Active current			1		μΑ
Leakages			0.01		nA
BAW resonator osc.					
Frequency (2)			2048		MHz
Startup time			20		μs
Startup current			0.12		μC
Active current			500		μΑ
Leakages			5		nA
RTC precision (3)	32kiHz, 0°C to +70°C		±60		ppm

Table 19: oscillators specifications

Notes:

- 1. This frequency is divided by fractional ratio to provide a compensated 32.768kHz frequency.
- 2. This frequency is divided by fixed integer ratio to provide lower clock frequencies (typ. 32MHz) to the controller.
- 3. This Real Time Clock frequency is derived by division of Si resonator LF frequency. The division factor is programmable in order to implement a compensation scheme using both resonator frequencies and multiple temperature calibrations.

Compared to more classical frequency references based on bulkier quartz crystal, both oscillators are less accurate. We rely on a calibration scheme using the relative non-correlation of specific drifts to obtain state of the art frequency precision.

The BAW frequency reference has less temperature drift than the Silicon resonator frequency reference that have a monotonic temperature drift. The relative measurement of the low-frequency reference using the high-frequency reference provides then a temperature measurement that can be used to compensate both frequency references.

The equations (1) and (2) describes the temperature dependence with polynomial approximation:

$$f_{BAW}(t) = f_{BAW}(25^{\circ}C) + \alpha_{BAW} \cdot (t - 25^{\circ}C) + \beta_{BAW} \cdot (t - 25^{\circ}C)^{2} + \gamma_{BAW} \cdot (t - 25^{\circ}C)^{3}$$
 (1)

$$f_{LF} = f_{LF}(25^{\circ}C) + \alpha_{LF} \cdot (t - 25^{\circ}C) + \beta_{LF} \cdot (t - 25^{\circ}C)^{2} + \gamma_{LF} \cdot (t - 25^{\circ}C)^{3}$$
 (2)

$$\alpha_{\scriptscriptstyle BAW} << \alpha_{\scriptscriptstyle LF}$$
 (3)

The Figure 24 below compares the BAW and LF frequency deviations with standard quartz crystal frequency deviations and illustrates a first-order temperature compensation of the BAW frequency:




Figure 24: example of oscillator frequency temperature deviations

2.10 nvRAM

The 65nm that is used for the SoC implementation does not allow the implementation of non-volatile memory. An off-chip backup memory such as an EEPROM or Flash, with SPI interface for is then needed. It is used by the ROM-implemented boot program that loads the program after each reset. It can also be used by the embedded software to store long-term settings such as calibrations, ID's, etc.

A possible off-the-shelf component is the 1Mbit EEPROM described in the Annex 1. Using this component fixes the specifications listed in the table below:

Typical specification are at 25°C, voltage supply=2.7V, unless otherwise noted.

Parameter	Test conditions, comments	Min.	Тур.	Max	Unit
Supply voltage		1.8	2.7	5.5	V
Temperature		-40		85	°C
Supply current					
Write	5MHz			5	mA
Read	SIVINZ			4.4	mA
Standby				3.3	μΑ
1Mbit read					
Time	5MHz		0.2		S
Current	5MHz, integrated		880		μC

Table 20: off-chip non-volatile memory specifications

The typical voltage supply has been chosen at 2.7V for maximum compatibility with large choice of memories (and possibly micro-controller): lowering this voltage will lower the dynamic current but also the maximum speed. At first order, the integrated current seems constant.

Note that the emulation of such a SPI memory, for example by a controller external to the WiserBAN System, allows to possibly suppressing this component from the platform.

2.11 Power management

2.11.1 Overview

The WiserBAN project does not cover the integration of complex power management functionalities such as adiabatic voltage conversions, dynamic voltage scaling, bulk biasing, etc. Moreover, such power management would need to be generic enough to cover all the demonstration cases.

Nevertheless, a minimum has to be implemented in the platform in order to provide a voltage supplies compatibles with the SoC specifications. The platform needs two different voltages, one to supply the SoC core around 1.2V and another over 2.7V to supply the EEPROM and the associated SoC digital IOs.

Depending on the demonstrators, the primary batteries are either Zinc-air or Lithium types. The batteries voltages should be compatible with one of the voltage needed for the platform. The other voltage needs to be elaborated by a buck or boost adiabatic voltage converter for maximum power efficiency. A buck converter is needed in the case of lithium type of primary battery to provide the 1.2V for the SoC cor. A boost is needed in the case of Zinc-air type of primary battery to provide the 2.7V for the EEPROM and associated SoC digital IOs.

Note also that if the platform environment associated to a given demonstrator can provide both voltage supplies, the DC-DC converter can be eliminated from the platform.

During MRI examinations, the SOC device will be applied a strong DC magnetic field in addition to an RF magnetic field. The DC field drives inductors cores into saturation making them ineffective. For this reason, medical implanted devices must either use inductorless DC-DC converters or provide a specific MRI operating mode in which no inductors are used during the examination. This inductorless mode can be implemented by a parallel LDO voltage regulator that may be useful anyway for reduced current consumption in standby mode. In this mode, the simple linear regulation instead of adiabatic conversion increase the current consumption reported on the battery.

2.11.2Battery model

The battery behavior is critical, especially for tiny batteries associated with important serial resistance at end of life. A static DC model, with only one equivalent resistance is presumably not sufficient to properly model the impact of current pulses on the battery. For this reason a dynamic model, described in the Figure 25 below, is proposed.




Figure 25: dynamic model of battery

Typical specification are at 25°C, unless otherwise noted.

Parameter	Test conditions, comments	Min.	Тур.	Max	Unit
Low-voltage battery					
V_{oc}		1.08		1.25	V
Capacity			160		mA
$R_{\text{self-discharge}}$			0.02		ΜΩ
R_{serie}		0.5		4	Ω
$R_{transcient}$		2		16	Ω
$C_{transcient}$		66		461	μF
High-voltage battery					
V_{oc}		2.90		3.6	V
Capacity			240		mA
$R_{\text{self-discharge}}$			10		ΜΩ
R_{serie}		2		16	Ω
$R_{transcient}$		8		64	Ω
$C_{transcient}$		34		240	μF

Table 21: Batteries example of specification (to be confirmed, likely by measurement)

Extended model explanation can be founded in Annex 9.

2.11.31.08V to 1.32V primary voltage supply case

This case allows a direct connection of the battery to the core voltage of the SoC.

The IOs (and EEPROM) supply needs to be elaborated by DC-DC voltage up-conversion.

Possible off-the-shelf components are the tiny inductive boost converters described in the Annexes 2 and 3. The feedback resistive network fixes the output voltage that can be chosen to the minimum supply voltage of the EEPROM (e.g. 2.7V). This boost converter can shutdown by the SoC's controller for minimum current consumption in standby mode.

The ripple produced by such a DC-DC voltage converter should not be a problem for the supplied digital functionalities.

The associated passive component, i.e. inductor and capacitors need to be carefully chosen according to a volume-performance tradeoff.

The platform can also benefit from an already "high-voltage" supply existing in the system carrying the platform.

2.11.42.7V to 3.63V primary voltage supply case

This case allows a direct connection of the battery to the IOs (and EEPROM) voltage. The core voltage needs to be provided by means of a DC-DC voltage conversion for maximum power efficiency.

Possible off-the-shelf components are the tiny inductive buck converters described in the Annexes 4 and 5.

The output ripple produced by such a DC_DC voltage converter can be a problem for the core analog functionalities, especially the RF font-end and RF frequency synthesizer: an additional voltage regulator is then required in order to supply the SoC core with a sufficiently clean voltage. Possible off-the-shelf components are the tiny Low-Dropout voltage regulators described in the Annexes 6 and 7.

The associated passive component, i.e. inductor and capacitors need to be carefully chosen according to a volume-performance tradeoff.

Note that the external inductive converters have a quiescent current that is incompatible with the current consumption required for long autonomy type of applications. Then a complete supply disconnection controlled by an external controller would be needed.

Note also that an extreme miniaturization and/or minimum standby current research would lead to avoid the DC-DC conversion and only use a simple voltage regulation. The platform can also benefit from an already "low-voltage" supply existing in the system carrying the platform (with careful attention to the associated supply noise).

2.11.5 Radio SoC voltage reference

Different on-chip functionalities might need a fixed voltage reference. To avoid the design effort, silicon area, current consumption and calibration needed by such an integrated functionality, it has been decided to use the external supply voltage as reference. Two different cases need then to be differentiated depending on what is the externally regulated voltage we can rely on as reference (c.f. preceding sections 2.11.3 and 2.11.4):

- When there is a 1.2V LDO or voltage step-down in the platform, this 1.2V voltage supply canbe used to derive an on-chip ±2% reference voltage.
- When there is a voltage step-up in the platform to supply external chips (e.g. nvRAM), the associated voltage can be used to derive an on-chip ±2% reference voltage.

2.11.6 Power-on-Reset and EEPROM programming

At power-on, when the supply is provided to the radio SoC, the digital states are unknown and even some glitches could appears at radio SoC IOs: it is then a priori important to maintain the platform reset active up to the point where the supply voltage is correctly established.

In fact, the platform reset is directly the radio SoC reset and is also used to access to the on-platform EEPROM (e.g. for programming) being assured that there is no concurrent access from the radio SoC.

3 Platform Software architecture

3.1 Overview

The precise specification of the software architecture is described in the "IR4.1 Reconfigurable baseband and protocol draft architecture description" document that is a WiserBAN internal living document that is intended to be updated along the specification process up the point it will be provided externally as "D4.1 BAN upper layers, baseband and DSP architecture specification".

In order to distribute the software programming but also to facilitate the reuse and secure the software design, a modular structure of the software is mandatory. The associated modules can be differentiated in:

- "Application-specific Layer" for software specific to the demonstrators.
- "Protocol Upper Layer" for hardware-independent part of the radio protocol stack.
- "Hardware Abstraction Layer" if the associated software is hardware-dependent.

A Scheduler sequences the different tasks according to their priority and a hardware-based interrupt controller allows fast event handling according also to event priority.




Figure 26: Software architecture

Note that we aim to follow "Programming by Contract" philosophy meaning that each piece of code should be documented with preconditions (input variable and constant type and range, needed resources, state, needed time or processor cycles for execution, etc), invariant (constants, released resources, invariant stat, etc), post-conditions (output type and range, unreleased resources, etc).

3.2 Boot

After each reset release, the on-chip memory is loaded from the external non-volatile memory (i.e. EEPROM). A ROM-based boot program realizes this RAM loading using the SPI peripheral with specific digital settings. A checksum is then calculated before running the application program in RAM.

3.3 Hardware Abstraction layer

Or specific platform drivers.

This routine ensemble aggregates all software functionalities that are specific to the hardware implementation in order to facilitate the software reuse but also to facilitate the work of "high-level" programmers by providing "standard" software interfaces. The induced modularity facilitates also the software bench and then secure the overall software.




Figure 27: Abstraction Layer

3.4 Radio Protocol stack

3.4.1 Overview

The physical layer, that manages the raw datarate (i.e. air-interface datarate, equivalent to peak datarate in absence of Direct Sequence Spread Spectrum and channel coding, modulation and demodulation type, index, pulse shaping, carrier frequencies, etc), is implemented in hardware and configured and controlled by HAL routines.

The covered modulation and frame format are the standard Bluetooth Low Energy and 802.15.4-2006. An additional 2Mbit/s proprietary mode is derived from the 802.15.4-2006 by removing the spreading coding and decoding. All modes implement hardware-based CRC.




Figure 28: Software implementation architecture

3.4.2 Media Access Control layer

The Media Access Control part of the Data Link layer, that manages when and at what condition the transmitter (e.g. Listen-Before-Talk scheme) and the receiver (e.g. radio channel sampling) runs, is partly implemented in hardware, partly implemented in software using HAL routine calls for handling the hardware.

The MAC layer is responsible for:

- the association and disassociation of devices to the network (network formation)
- the maintenance of the network
- the management of the access to the radio channel

The WiserBAN network will be managed by a device, denoted as WiserBAN Coordinator. The Coordinator will be the Remote Control (RC), when it is present, and it could be substituted by whatever a device in the network, in case of absence of the RC (or simply removal of the RC from the body).

The Coordinator is in charge of:

- forming the network
- maintaining the network
- maintaining synchronization (i.e., sending SYNCH frames)
- managing the access to the channel (i.e., defining the superframe structure, allocating Time Slots (TS), etc.).

The procedure for the formation of the WiserBAN network is based on the association procedure specified in the IEEE 802.15.4/Zigbee standard.

- 1. Association Request → the node wishing to join the network will send to the Coordinator an Association Request Frame, containing the MAC address of the device.
- 2. Association Response → the MAC address of the device wishing to join the network is visualized on the screen of the RC. The user checks if the MAC address is correct (i.e., it is the same he/she knows) and, in this case, the Coordinator sends the Association Response Frame, otherwise the request is ignored. The Association Response Frame will contain the BAN ID and the network address selected by the Coordinator, which will be used for addressing such device in the WiserBAN network.

Once the Coordinator will receive all the association requests coming from the devices to be included in the network, it will send a broadcast packet, called *BAN Notification Frame*, informing the nodes about: the channel used by the network, the default value of the superframe duration and the list of nodes present in the network, including their network addresses and Node ID. In this way each node will know the addresses of the other nodes and could send directly data to its destination, without passing through the Coordinator.

At this point all devices and the Coordinator will enter in the **Operating mode**.

To establish and maintain the superframe, similarly to what IEEE 802.15.4 and 802.15.6 standards propose, the Coordinator periodically broadcasts a beacon packet, containing useful management information.

The period between two consecutive beacons defines a superframe (SF) structure. The SF will have an active portion and an inactive part; during the latter, nodes can go into a sleeping state, in order to reduce the power consumption. The duration of the SF (denoted hereafter as T_s) and of its active part (T_a) should be set depending on the application requirements.

Adapting 802.15.4, 802.15.6, and BATMAC SF proposals, we can identify several parts to divide the SF into:

- Beacon portion, reserved for the transmission of the beacon by the Coordinator;
- Indicators portion, where nodes have reserved mini-slots to send an acknowledgement (ACK) to the Coordinator in case the beacon has been successfully received;
- Contention Free Period (CFP), where the access is TDMA based: a certain number of time slots (TS) is allocated;
- Contention Access Period (CAP), where the access to the channel is performed according to a CSMA/CA or a Slotted ALOHA algorithm;
- Acknowledgement (ACK) Period, where mini-slots are assigned to the nodes to communicate if the transactions in the SF were successful or not;

Inactive portion, where nodes go to the sleep state.

Figure 29: Structure of the proposed superframe.

The duration of the TSs in the CFP will be set such that they could contain the data packet and, in case an ACK is requested, the turn-around-time and the ACK packet.

Superframe (SF)

The CAP should come after the CFP (and not before it as it is specified in 802.15.4) for several reasons, such as:

- If an emergency packet failed in the CFP, it potentially could be retransmitted in the CAP;
- The CFP should directly follow the indicator period in order to consider the channel coherent.

The CAP should always be present in a SF, at least to handle slot requests. If no other traffic needs to be managed in it, the duration of the CAP will be set to its minimum.

When the Remote Control is in the range of the other network devices it will always act as WiserBAN Coordinator. When, instead, it is out of the range (i.e., it cannot reach the devices), whatever a node in the network will take the role of Coordinator. In particular, such a node will be the first node having a packet to be transmitted after the disconnection of the RC.

A device wishing to send data to another device will send a burst of preambles addressing both, the Coordinator and the destination device. If no ACK from the Coordinator is received, the source node sends another burst of preambles to be sure the Coordinator is no longer connected to the network. In such case the device will start sending beacons and forming the superframe according to its new role of Coordinator. On the other hand, the RC will continue sending synchronization frames, without receiving any data from the network: if the RC does not receive data from whatever a node in the network for a given interval of time (timeout to be set properly), it will stop sending synchronization packets and it will sense the channel periodically to understand if there are packets on the channel. In case the RC returns in the range of the network and it will receive some packets from the network

nodes, it will transmit a *Coordinator Request Frame* to the network devices, to take again the role of Coordinator.




Figure 30: Wake up mechanism in case of direct transmission of the data.

3.4.3 Logical Link Control layer

The Logical Link Control part of the Data Link layer, that manages the frame (i.e. synchronization, error checking, acknowledgement, etc), is partly implemented in software, partly implemented in software in HAL routine.

Half-duplex asked.

The Logical Link Control (LLC) sublayer provides an interface between upper sublayers (e.g. Application layer) and the MAC data communication protocol sublayer. The LLC provides flow control of data to MAC sublayer, Buffer management mechanisms, Quality of service and Traffic (Bandwidth) such as permanent traffic set up when the connection is established or switched traffic Set up and released on demand via a procedure.

A connection (an LLC flow) must be established before any packets are sent. Each flow category is defined by associated traffic, priority and QoS parameters. Each Flow has its own packet queue and its associated priority. This scheme permits to a higher flow priority to used bandwidth to a lower flow priority (e.g. emergency data used bandwidth to monitoring data).

Several profiles should be defined with the following parameters:

Priority Level

- Type of Flows
- Devices Address
- Packet rate
- Acknowledgement policy
- Transmission and retransmission policy i.e. the selected periods for transmission and retransmission, the number of retransmission allowed,
- Loss Rate acceptable
- Time to Live i.e. time before discarding the data

4 Radio Communication

4.1 Communication range

4.1.1 Overview

The communication distance is a critical specification that depends on the transceiver link budget, the antenna gain (or loss) as well as propagation losses:

- The transceiver budget link depends on output power and sensitivity but this sensitivity
 depends also on datarate. A good approximation fixes the transceiver budget link (as well as
 the consumed power per transmitted bit) inversely proportional to the datarate. This is then
 a convenient way to increase an insufficient communication range at the cost of increased
 power consumption.
- The antenna gain (and associated losses) depends a lot on chosen antenna that tends strongly to depend on its associated volume. An important point is also the sensitivity of this antenna gain related to close environment variation. Frequency agility and/or resonance frequency tuning may then help a lot to stabilize the antenna performances.
- The propagation losses are certainly the more variable point that impacts the communication range.

The equation (4) below calculates the margin in dB that need to be positive:

$$Margin = \underbrace{Pout - Sensitivity}_{Transceiver \ Budget \ Link} + G_{Tx \ Antenna} - A_{Propagation \ Losses} + G_{Rx \ Antenna}$$
 (4)

An order of magnitude could be 90dB for the transceiver 2Mbit/s budget link, -10dBi for both antennas and 60dB for propagation losses.

An exact transceiver budget link is specified in the chapter 2.9.2. Antennas gains (and associated losses) are specified in the chapter 2.7. Demonstrator-specific propagation studies are summarized in following chapter 2.1.

The precise studies of the different propagation losses associated to demonstrator cases are described in the "D3.1 Final report on the antenna-human body interactions, around-the-body propagation" document.

4.2 Communication latencies versus current tradeoff

4.2.1 Control-commands communication principle

The approach described in this chapter is only a principle description to explain the current-latency tradeoff for control-command type of communications. Different other protocol principles could be used (e.g. TDMA) but other scheme should induce similar tradeoffs.

We assume a double constraint on receiver node side: its current consumption needs to be minimized while guaranteeing a given maximum reaction time.

For intermittent type of control-commands communication, the average receiver current consumption is fixed by the receiver startup overhead multiplied by the receiver RF channel sampling frequency as illustrated in the Rx current profile of Figure 31 below and described in the equation (5) below:

$$\underline{\underline{I}_{RxCC}} = \underbrace{\frac{C_{TRxOverhead}}{C_{TRxC}}}_{mx}$$
(5)

Order of magnitude could be $0.25\mu C$ for transceiver startup overhead. 50ms of RF channel sampling period induces an average receiver current of $5\mu A$.

For such a scheme, the transmitter needs to repeat its packet to transmit in order to cover the associated receiver RF channel sampling period to assure that the receiver will catch its transmission. The scheme is illustrated in the Figure 31 below:




Figure 31: Rx and Tx current profiles during control-command communication

The average transmitter current consumption is then fixed by the transceiver startup overhead increased by the RF channel sampling period and two times the length of the control-command packet to as described in the equation (6) below:

$$\underbrace{\underline{I}_{TxCC}}_{mA} = \underbrace{\hat{e}}_{C} \underbrace{C}_{TRxOverhead} + \underbrace{\hat{I}_{TxCC}}_{mA} \underbrace{\zeta}_{ms} \underbrace{C}_{ms} + 2 \times \underbrace{\frac{bit}{L_{packet}} \underbrace{\ddot{0}\dot{U}}_{\dot{v}} \div \dot{U}}_{btyt} \underbrace{\frac{1}{T_{TxCC}}}_{ms} \underbrace{\frac{1}{T_{TxCC}}}_{ms}$$
(6)

Order of magnitude could be $0.25\mu C$ for transceiver startup overhead and 9.5mA peak transmitter current and 50ms of receiver RF channel sampling and packet of 1kbit transmitted at 2Mbit/s. 10 control-commands per hour in average induces an average transmitter current of $1.35\mu A$.

The receiver RF channel sampling period fixes the minimum guaranteed latency associated to the control communication. There is then a tunable tradeoff between latency (and transmitter current consumption) and receiver current consumption as described in the equation (7) below.

Order of magnitude could be $0.25\mu C$ for overhead, $5\mu A$ for average Rx current. For 1kbit packet length and 2Mbit/s peak datarate, the resulting latency is 50.5ms.

This tradeoff depends in practice very little on the peak datarate.

4.2.2 Data-streaming type of communication principle

The approach described in this chapter is only a principle description to explain the current-latency tradeoff for data-streaming type of communication. Different other protocol principles could be used (e.g. together with FHSS) but the tradeoff should remain similar.

We assume a similar constraint on both side of the communication link for the current consumption minimization.

For data-streaming type of communication, once fixed the maximum datarate depending on the needed transceiver budget link, the transceiver average current depends mainly on the needed average datarate, if the transceiver startup overhead can be neglected as illustrated in the Figure 32 below and described in the equation (8) below:

$$\frac{\vec{I}_{TRxDS}}{\vec{M}A} = \underbrace{\begin{matrix} \mathcal{C}_{C} \\ \mathcal{C}_{TRxOverhead} \\ \mathcal{C}_{mC} \end{matrix}}_{mC} + \underbrace{\begin{matrix} \hat{I}_{TRxDS} \\ \mathcal{T}_{TRxDS} \end{matrix}}_{mA} \times \underbrace{\begin{matrix} \frac{bit}{C} & \ddot{0} \\ \vdots \\ \frac{\dot{D}_{DS}}{DS} & \vdots \\ \frac{\dot{D}_{DS}}{DS} & \vdots \end{matrix}}_{kbit/s} \times \underbrace{\begin{matrix} 1 \\ T_{TRxDS} \\ T_{TRxDS} \end{matrix}}_{ms}$$

$$= \underbrace{\begin{matrix} C_{TRxOverhead} \\ T_{RxDS} \end{matrix}}_{OverheadCurrent} + \underbrace{\begin{matrix} \hat{I}_{TRxDS} \\ \hat{D}_{DS} \end{matrix}}_{IntegratedCurrentPerBit} \times \underbrace{\begin{matrix} L_{packetDS} \\ T_{TRxDS} \end{matrix}}_{\overline{D}_{DS}}$$

$$\times \underbrace{\begin{matrix} L_{packetDS} \\ T_{TRxDS} \end{matrix}}_{\overline{D}_{DS}}$$

$$\times \underbrace{\begin{matrix} L_{packetDS} \\ T_{TRxDS} \end{matrix}}_{\overline{D}_{DS}}$$

$$\times \underbrace{\begin{matrix} L_{packetDS} \\ T_{TRxDS} \end{matrix}}_{\overline{D}_{DS}}$$

Order of magnitude could be $0.25\mu C$ for transceiver startup overhead and 5ms for packet period and 9.5mA for peak current and 2Mbit/s for peak datarate. 200kbit/s (i.e. 1kbit packet length) induce an average current consumption of 1mA.




Figure 32: Rx and Tx current profiles during data-streaming communication

The overall overhead impact is inversely proportional with the packet length that fixes also the protocol-induced latency. There is then a tradeoff between current consumption and protocol-induced latency as described in the equation (9) below:

Order of magnitude could be $0.25\mu C$ for overhead, 1mA for average Rx current, 9.5mA for peak TRx current. For 1kbit packet length and 2Mbit/s peak datarate, the resulting latency is 5.5ms with 5ms for transceiver activity period, i.e. 200kbit/s average datarate.

A more important overhead than the transceiver startup overhead may come from packet overhead, i.e. needed preamble, node address, CRC, etc. Order of magnitude could be 24bit for the preamble and packet Start-of-Frame, 16bit for the address and 16bit for CRC. The additional associated overhead at 2Mbit/s and 9.5mA peak current is 0.266μ C, i.e. same order of magnitude as the transceiver startup overhead.

Note also that the overhead coming from software processing of packets is not taken into account because considered negligible.

Depending on streamed data, another source-coding latency is in practice much more important: on the transmitter side, this is by principle the delay to acquire the raw signal to compress. And the more raw signal is acquired, the more efficient tends to be the compression by the use of auto-correlation extraction (e.g. typ. 20ms for max. speech compression). On receiver side, this is the same thing by principle (so this double the delay). Of course, the more efficient is the compression, the lower average datarate is needed and, proportionally, the lower is the average current on both side of the communication. There is then a tradeoff between current consumption and source-coding induced latency.

This tradeoff can also be impacted by the needed processing power and associated current consumption: the more efficient is the compression algorithm, the more processing power it tends to require. A priori, there is then an optimum algorithm that can be found by constrained optimization but the choice of it may need in practice a lot of trial-and-errors. Note that this is further complicated by the fact that the source-coding algorithm may be strongly asymmetrical (compression-decompression) in term of needed processing power. We can also be limited by the maximum processing power available.

4.2.3 Other important aspects

4.2.3.1 Timing precision

For simplicity of explanation, the above description of communication principles assumes no possible synchronization at long-term (e.g. for control-command communication described principle) and perfect synchronization at short-term (e.g. for data-streaming communication described principle). On one hand, possible synchronization may help to save energy by avoiding transmitting or receiving when not necessary. The energy saving is in practice related to the precision of the long-term time reference (i.e. frequency and jitter). On the other hand, even at short-term, the synchronization cannot be perfect and a time margin needs to be added that can be interpreted as a timing overhead (e.g. in blue on the Figure 31 and Figure 32). This overhead is also related to the precision of the short-term time reference (i.e. frequency and jitter linked to phase noise).

4.2.3.2 Network asymmetry

If particular nodes of the network can consume more energy than the common implanted or wearable nodes, e.g. a base station or a central data sink node with more important or rechargeable battery, some asymmetry can be implemented in the protocol to dissymmetry also the energy consumption in order to maximize the autonomy, especially for control-command type of communication.

4.2.3.3 Standby modes

In addition to the active communication-induced current consumption, several other consumptions such as the consumption related to the time reference, the dynamic consumption of the controller or the leakages need to be taken into account for the autonomy calculations. Overall current minimization may then imply to define several standby modes depending on re-startup time and associated energy.

In general, the less current the mode consumes, the more time it needs to get back into normal active mode when all functionalities can be used.

An example of functional modes is given in the table below:

Modes	Test conditions, comments	Min.	Тур.	Max	Unit
Normal					
Current	Duty-cycled communication		1	10	mA
Sleep	Triggered by sleep instruction				
Current (1)	RTC running, 25°C		12		μΑ
Sleep to Normal	After timer IRQ,		1		cycle
Normal to sleep	After "sleep" instruction		1		cycle
Off					
Current (1)	Drawn from1.2V supply		12		μΑ
Off to Normal ⁽²⁾	64kByte loading from EEPROM		0.5		S
Normal to Off	1kByte load to EEPROM		8		ms

Table 22: Modes specifications

- 1. This current does not take into account possible quiescent or leakage current induced by off-chip components, especially the DC-DC buck converter if needed.
- 2. This Off to normal transition that needs a RAM reloading from off-chip EEPROM does not only take time but current (c.f. chapter 2.10).

List of Tables

Table 1: List of supply and ports of the SiP.	16
Table 2: description of multiplexed serial interface on GPIOs	16
Table 3: SiP common interface pinning	17
Table 4: Active L-antenna specifications	22
Table 5: Active L-antenna specifications	23
Table 6: Agile slotted-dipole antenna specifications	24
Table 7: Passive antenna specifications	25
Table 8: Passive cochlear implant antenna specifications	26
Table 9: Cardiac implant passive antenna specifications	27
Table 10: 2.4-2.4835GHz RF Saw Filter specification	29
Table 11: 2.4835-2.5GHz RF Saw Filter specification	31
Table 12: BAW IF1 filter specifications	33
Table 13: SAW IF1 filter specifications	34
Table 14: SAW IF1 filter specifications and measurement results at 25°C	35
Table 15: BAW resonator specifications	36
Table 16: LF Silicon Resonator specifications	38
Table 17: transceiver specifications	39
Table 18: transceiver specifications	41
Table 19: oscillators specifications	43
Table 20: off-chip non-volatile memory specifications	45
Table 21: Batteries example of specification (to be confirmed, likely by measurement)	47
Table 22: Modes specifications	63
Table 23: Example of batteries specifications	7 9
Table 24 Channel requirements	82

Table 25 Channel parameters	83
Table 26 Data rate requirements	84
Table 27 Data rate parameters	85
Table 28 Latency and delays requirements	86
Table 29 Latency and delays parameters	90
Table 30 Networking requirements	92
Table 31 Networking parameters	93
Table 32 Link range requirements	93
Table 33 Link range parameters	94
Table 34 Electromagnetic compatibility requirements	95
Table 35 Supply requirements	95
Table 36 Supply parameters	99
Table 37 RF interface requirements	101
Table 38 RF interface parameters	102
Table 39 System and interface requirements	108
Table 40 System and interface parameters	110
Table 41 Mechanical interface requirements	110
Table 42 Quality and reliability requirements	111

List of Figures

Figure 1: 3D SiP Schematic	12
Figure 2: 3D SiP layers stacking principle	12
Figure 3: 2D SiP Schematic	13
Figure 4: 2D SiP layers stacking principle	13
Figure 5: microSD SiP schematic	14
Figure 6: microSD SiP layers stacking principle	14
Figure 7: microSD card mechanical description	15
Figure 8: microSD card SPI mode compatible interface (NSS on GPIO&(3))	18
Figure 9: top 3D SiP interface to active antennas.	18
Figure 10: example of antenna superposition with antenna bottom footprint	19
Figure 11: Active L-antenna	22
Figure 12: Antenna tunable matching network and impedance sensing	23
Figure 13: Agile slotted-dipole antenna	24
Figure 14: Preliminary design of the passive antenna	25
Figure 15: Passive cochlear implant antenna	26
Figure 16: Proposed ∏ impedance matching network	26
Figure 17: Cardiac implant passive antenna	27
Figure 18: transceiver signal paths	28
Figure 19: 2.4-2.4835GHz RF Saw Filter measurement results at 25°C	30
Figure 20: 2.4835-2.5GHz RF Saw Filter specification and simulated behavior	32
Figure 21: transceiver signal paths	33
Figure 22: BAW resonator mechanical description	37
Figure 23: standby, radio start-up and active currents	40
Figure 24: example of oscillator frequency temperature deviations	44
Figure 25: dynamic model of battery	47

Figure 26: Software architecture	. 50
Figure 27: Abstraction Layer	. 51
Figure 28: Software implementation architecture	. 52
Figure 29: Structure of the proposed superframe.	. 54
Figure 30: Wake up mechanism in case of direct transmission of the data	. 55
Figure 31: Rx and Tx current profiles during control-command communication	. 58
Figure 32: Rx and Tx current profiles during data-streaming communication	. 60
Figure 33: dynamic model of battery	. 78
Figure 34: Example of dynamic model results	. 79
Figure 35: microSD card mechanical definition	. 80

Glossary

FMEA Failure Mode & Effect Analysis

BAW Bulk Acoustic Wave

SAW Surface Acoustic Wave

RTC Real Time Clock

HAL Hardware Abstraction Layer

List of reference documents

- [1] D1.1 Report about WiserBAN platform applications
- [2] D1.2 Final platform specification and architecture
- [3] IR1.1 (M4) Target platform specification and architecture
- [4] System-in-Package Specification
- [5] IR1.3 Target radio System-on-Chip architecture and specifications
- [6] IR4.1 Reconfigurable baseband and protocol draft architecture description
- [7] Antenna Specification
- [8] Piezo Components Specification
- [9] IR5.1 3D SiP platform architecture proposal
- [10]IR3.2 Intermediate report on smart antenna-to-radio interface for the active tunable antenna
- [11]IM2.2 Internal Milestone: RF, IF MEMS Target specifications
- [12]IM2.3 Internal Milestone: LF MEMS and oscillator target specifications
- [13]IR1.2 Target radio Platform architecture and specifications
- [14]IR4.1 Reconfigurable baseband and protocol draft architecture description
- [15]D4.1 BAN upper layers, baseband and DSP architecture specification
- [16]IR3.1 Intermediate report on the antenna-human body interaction, around-the-body propagation
- [17]IR1.1 (M4) Target platform specification and architecture
- [18] "Accurate Electrical Battery Model Capable of Predicting Runtime and I–V Performance", Min Chen and Gabriel A. Rincón-Mora, IEEE transactions on energy conversion, vol. 21, no. 2, june 2006

Annexes 1: EEPROM




M95M01-R M95M01-W

1 Mbit serial SPI bus EEPROM with high speed clock

Features

- Compatible with SPI bus serial interface (Positive Clock SPI modes)
- Schmitt trigger inputs for enhanced noise margin
- Single supply voltage: 1.8 V to 5.5 V
- High speed
 - 5 MHz clock rate
 - 5 ms Write time
- Status Register
- Hardware Protection of the Status Register
- Byte and Page Write (up to 256 bytes)
- Self-timed programming cycle
- Adjustable size read-only EEPROM area
- Enhanced ESD Protection
- More than 1 000 000 Write cycles
- More than 40-year data retention
- Packages
 - ECOPACK® (RoHS compliant)



July 2009 Doc ID 13264 Rev 7 1/41

www.st.com

Annexes 2: Boost DC-DC converter



LTC3526L-2/LTC3526LB-2

550mA 2MHz Synchronous Step-Up DC/DC Converters in 2mm × 2mm DFN

FEATURES

- Delivers 3.3V at 100mA from a Single Alkaline/ NIMH Cell or 3.3V at 200mA from Two Cells
- V_{IN} Start-Up Voltage: 680mV
- 1.5V to 5.25V V_{OUT} Range
- Up to 94% Efficiency
- Output Disconnect
- 2MHz Fixed Frequency Operation
- V_{IN} > V_{OUT} Operation
- Integrated Soft-Start
- Current Mode Control with Internal Compensation
- Burst Mode® Operation with 9µA I_D (LTC3526L-2)
- Low Noise PWM Operation (LTC3526LB-2)
- Internal Synchronous Rectifier
- Logic Controlled Shutdown (I_Q < 1µA)
- Anti-Ring Control
- Low Profile (2mm × 2mm × 0.75mm) 6-Lead DFN Package

APPLICATIONS

- Medical Instruments
- Noise Canceling Headphones
- Wireless Mice
- Bluetooth Headsets

DESCRIPTION


The LTC®3526L-2/LTC3526LB-2 are synchronous, fixed frequency step-up DC/DC converters with output disconnect. Synchronous rectification enables high efficiency in the low profile 2mm × 2mm DFN package. Battery life in single AA/AAA powered products is extended further with a 680mV start-up voltage and operation down to 500mV once started.

A switching frequency of 2MHz minimizes solution footprint by allowing the use of tiny, low profile inductors and ceramic capacitors. The current mode PWM design is internally compensated, reducing external parts count. The LTC3526L-2 features Burst Mode operation at light load conditions allowing it to maintain high efficiency over a wide range of load. The LTC3526LB-2 features fixed frequency operation for low noise applications. Anti-ring circuitry reduces EMI by damping the inductor in discontinuous mode. Additional features include a low shutdown current of under 1µA and thermal shutdown.


The LTC3526L-2/LTC3526LB-2 are housed in a 2mm \times 2mm \times 0.75mm DFN package.

ZF, LT LTC, LTM and Burst Mode are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION



Efficiency and Power Loss vs Load Current



3526lb2f



71

Annexes 3: Boost DC-DC converter



SC122

Low Voltage Synchronous Boost Converter

POWER MANAGEMENT

Features

- Input voltage 0.7V to 1.6V
- Minimum start-up voltage 0.85V
- Output voltage fixed at 3.3V
- Peak input current limit 350mA typically
- Output current 95mA at V_{IN} = 1.6V, 50mA at V_{IN} = 0.9V
- Efficiency up to 80%
- Internal synchronous rectifier
- Switching frequency 1.2MHz
- Power save (voltage hysteretic) control
- Anti-ringing circuit
- Operating supply current (measured at OUT) 40µA
- No forward conduction path during shutdown
- MLPD-UT-6 1.5 × 2.0 × 0.6 (mm) package
- Lead-free and halogen-free
- WEEE and RoHS compliant

Applications

- Electric toothbrushes
- Personal medical products
- Single-cell alkaline, NiCd, or NiMH applications


Description

The SC122 is a high efficiency, low noise, synchronous step-up DC-DC converter. It produces a fixed 3.3V output from a single cell alkaline or NiMH battery. It features an internal 1.2A switch and synchronous rectifier to achieve high efficiency and to eliminate the need for an external Schottky diode.

The SC122 operates exclusively in voltage-hysteretic power save mode (PSAVE) for high efficiency under light load conditions. It features anti-ringing circuitry for reduced EMI in noise sensitive applications. While disabled, the output remains in a high impedance state to preserve the charge on the output capacitor. This permits ultra-low idle quiescent currents in applications in which the SC122 can be periodically enabled by an external controller to recharge the output capacitor.


Low quiescent current is obtained despite a high 1.2MHz operating frequency. Small external components and the space saving MLPD-UT-6, 1.5×2.0×0.6 (mm) package, make this device an excellent choice for small handheld applications that require the longest possible battery life.

Typical Application Circuit



LM3677 3MHz, 600mA Miniature Step-Down DC-DC Converter for Ultra Low Voltage Circuits

Annexes 4: Buck DC-DC converter



October 28, 2008

LM3677

3MHz, 600mA Miniature Step-Down DC-DC Converter for Ultra Low Voltage Circuits

General Description

The LM3677 step-down DC-DC converter is optimized for powering ultra-low voltage circuits from a single Li-lon cell battery and input voltage rails from 2.7V to 5.5V. It provides up to 600 mA load current over the entire input voltage range. The LM3677 is configured to different fixed voltage output options as well as an adjustable output voltage version range from 1.2V to 3.3V.

The device offers superior features and performance for mobile phones and similar portable applications with complex power management systems. Automatic intelligent switching between PWM low-noise and PFM low-current mode offers improved system control. During PWM mode operation, the device operates at a fixed frequency of 3 MHz (typ). PWM mode drives loads from \sim 80 mA to 600 mA max. Hysteretic PFM mode extends the battery life by reducing the quiescent current to 16 μ A (typ.) during light load and standby operation. Internal synchronous rectification provides high efficiency. In shutdown mode (Enable pin pulled down), the device turns off and reduces battery consumption to 0.01 μ A (typ.)

The LM3677 is available in a lead-free (NOPB) 5-bump micro SMD package and 6-pin LLP package. A switching frequency of 3 MHz (typ.) allows use of tiny surface-mount components. Only three external surface-mount components, an inductor and two ceramic capacitors, are required.

Features

- 16 μA typical quiescent current
- 600 mA maximum load capability
- 3 MHz PWM fixed switching frequency (typ.)
- Automatic PFM/PWM mode switching
- Available in 5-bump micro SMD package and 6-pin LLP package
- Internal synchronous rectification for high efficiency
- Internal soft start
- 0.01 μA typical shutdown current
- Operates from a single Li-lon cell battery
- Only three tiny surface-mount external components required (solution size less than 20 mm²)
- Current overload and thermal shutdown protection

Applications

- Mobile Phones
- PDAs
- MP3 Players
- W-LAN
- Portable Instruments
- Digital Still Cameras
- Portable Hard Disk Drives

Typical Application Circuits




FIGURE 1. Typical Application Circuit





FIGURE 2. Typical Application Circuit - ADJ. Version



www.national.com

Annexes 5: Buck DC-DC converter



SC191 Low Supply Ripple Synchronous Buck Conversion Regulator

POWER MANAGEMENT

Description

The SC191 is a synchronous step-down converter with integrated power devices and an integrated front-end LDO regulator to minimize input supply ripple. If supply ripple is not a concern, the front-end LDO regulator can be bypassed externally to maximize efficiency.

The internal MOSFET switches provide peak current greater than 550mA to achieve a DC output of at least 330mA over the rated input voltage range, making the SC191 ideal for single-cell Li-ion battery applications as well as fixed 3.3V and 5V fixed input applications. The output is a fixed 1.2V - ideal for low-voltage microprocessors. Other voltage options are available (consult the factory for details).

Additional features include internal soft-start to limit inrush current, over-current protection, over-temperature protection, and over-voltage protection.

The 1MHz switching frequency allows the use of small surface mount capacitors and inductors, and no other external compensation components are needed. The device is available in a low profile (0.8mm max height) 2.3mm x 2.3mm MLPD 8-lead package, minimizing area without compromising performance.

Features


- Less than 1mV Supply Ripple
- 2.7V to 5.5V Input Range
- 330mA Guaranteed Output Current
- Fixed Frequency 1MHz Operation
- No Schottky Diode Required
- · Over-Current Protection
- Over-Voltage Protection
- Over-Temperature Protection
- Soft-Start
- No External Compensation Required
- MLPD-8, 2.3mm x 2.3mm Package
- · WEEE and RoHS Compliant

Applications

- Cell Phones
- · Cordless Phones
- Notebook and Subnotebook Computers
- PDAs and Mobile Communicators
- WLAN Peripherals
- Wireless Modules
- 1 Li-Ion or 3 NiMH/NiCd Powered Devices

Patent Pending

Typical Application Circuit



April 12, 2006 1 www.semtech.com

Annexes 6: Low-voltage LDO



MIC5232

10mA Ultra-Low Quiescent Current µCap LDO

General Description

The MIC5232 is an ultra-low quiescent current, low-dropout linear regulator that is capable of operating from a single-cell lithium ion battery. Consuming only 1.8µA of quiescent current while operating, the MIC5232 is ideal for stand-by applications like powering real-time clocks or memory in battery operated electronics.

The MIC5232 is capable of providing 10mA of output current and has low output noise, providing a small, efficient solution ideal for any keep-alive application. Including reverse current protection, keeping reverse leakage ($V_{OUT} > V_{IN}$) down to 20nA.

The MIC5232 is a μ Cap design, operating with very small ceramic output capacitors for stability, reducing required board space and component cost.

The MIC5232 is available in fixed output voltages in the miniature 6-pin 2mm x 2mm MLF[®] package and thin SOT-23-5 package with an operating junction temperature range of -40°C to 125°C.


Features

- · Input voltage range: 2.7V to 7.0V
- Ultra-low Iq: Only 1.8µA operating current
- · Stable with 0.47µF ceramic output capacitor
- Low dropout voltage of 100mV @ 10mA
- · Reverse Battery Protection
- High output accuracy:
 - ±2.0% initial accuracy
 - ±3.0% over temperature
- · Logic-Level Enable Input
- Miniature 6-pin 2mm x 2mm MLF[®] package
- · Lead-Free Thin SOT-23-5 Package
- · Tight Load and Line Regulation


Applications

- · Real-Time Clock Power Supply
- · Stand-by Power Supply
- · SRAM Memory Back-up Supply
- · Cellular Telephones and Notebook Computers

Typical Application



1.5 Real-Time Clock Back-up Supply



MLF and MicroLeadFrame are registered trademarks of Amkor Technology, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

September 2008 M9999-090508-C

Annexes 7: Low-voltage LDO



LT3009 Series

3µA IQ, 20mA

Low Dropout Linear Regulators

FEATURES

- Ultralow Quiescent Current: 3µA
- Input Voltage Range: 1.6V to 20V
- Output Current: 20mA
- Dropout Voltage: 280mV
- Adjustable Output (V_{ADJ} = V_{OUT(MIN)} = 600mV)
- Fixed Output Voltages: 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, 5V
- Output Tolerance: ±2% Over Load, Line and Temperature
- Stable with Low ESR, Ceramic Output Capacitors (1µF minimum)
- Shutdown Current: <1µA
- Current Limit Protection
- Reverse-Battery Protection
- Thermal Limit Protection
- 8-Lead SC70 and 2mm × 2mm DFN Packages

APPLICATIONS

- Low Current Battery-Powered Systems
- Keep-Alive Power Supplies
- Remote Monitoring Utility Meters Hotel Door Locks

DESCRIPTION

The LT®3009 Series are micropower, low dropout voltage (LDO) linear regulators. The devices supply 20mA output current with a dropout voltage of 280mV. No-load quiescent current is 3µA. Ground pin current remains at less than 5% of output current as load increases. In shutdown, quiescent current is less than 1µA.


The LT3009 regulators optimize stability and transient response with low ESR ceramic capacitors, requiring a minimum of only 1µF. The regulators do not require the addition of ESR as is common with other regulators. Internal protection circuitry includes current limiting, thermal limiting, reverse-battery protection and reverse-current protection.

The LT3009 Series are ideal for applications that require moderate output drive capability coupled with ultralow standby power consumption. The device is available in fixed output voltages of 1.2V, 1.5V, 1.8V, 2.5V, 3.3V and 5V, and as an adjustable device with an output voltage range down to the 600mV reference. The LT3009 is available in the 6-lead DFN and 8-lead SC70 packages.


LT, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective corners.

TYPICAL APPLICATION

3.3V, 20mA Supply with Shutdown



Dropout Voltage/Quiescent Current



3009tc



Annexes 8: Varactor

MA46H120 Series



GaAs Constant Gamma Flip-Chip Varactor Diode

Rev. V3

Features

- Constant Gamma for Linear Tuning
- Low Parasitic Capacitance
- High Q
- Silicon Nitride Passivation
- Polyimide Scratch Protection
- Surface Mount Configuration

Description

M/A-COM Technology Solutions' MA46H120 series is a gallium arsenide flip chip hyperabrupt varactor diode. These devices are fabricated on OMCVD epitaxial wafers using a process designed for high device uniformity and extremely low parasitics. The MA46H120 diodes are fully passivated with silicon nitride and have an additional layer of polyimide for scratch protection. The protective coatings prevent damage to the junction during automated or manual handling. The flip chip configuration is suitable for pick and place insertion.

Ordering Information

Part Number	Package
MA46H120-W	Whole Wafer
MA46H120	Gel Pack
MAVR-000120-12030W	Waffle Pack

Electrical Specifications @ TA = +25 °C

Breakdown Voltage @ I_R = 10µA, V_b = 20 V Minimum Reverse Leakage Current @ V_R = 14V, I_R = 100 nA Maximum


Absolute Maximum Ratings 1,2

Operating Temperature	-40°C to +125°C
Storage Temperature	-65°C to +150°C
Power Dissipation	100 mW
Mounting Temperature	+235°C for 10 seconds

- Exceeding any one or combination of these limits may cause
- permanent damage to this device. M/A-COM does not recommend sustained operation near these survivability limits.

Chip Layout

Front View (Circuit Side)



Back View (Operator Side)



Schematic

FLIPCHIP TUNING VARACTOR EQUIVALENT CIRCUIT

		C _T			C _T			C _T		Q Factor			Gamm	а	
		(pF)			(pF)		(pF)		(pF)						
	f=1	MHz, V	₹=0V	f=11	MHz, V	c=4V	f=1M	f=1MHz, V _{ic} =10V f=50MHz, V _{ic} =4V		f=50MHz, V _{ic} =4V		,	V _R =2-12V		
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
MA46H120)	1.1		0.30		0.40	0.14		0.20	3000			0.9		1.1

^{*} Specifications are subject to change without prior notification

ADVANCED: Data Sheets contain information regarding a product MA-COM Technical Solutions is considering for development. Performance is based on target specifications, simulated results, and/ or prototype measurements. Commitment to develop is not guaranteed. PRELIMINARY: Other Sheets contain information regarding a product MA-COM Technical Solutions has under development. Performance is based on engineering seats. Specifications are typical. Machanical cultins has been food. Engineering sampless and/or test data may be available. Commit-ment to produce in volume is not guaranteed.

North America Tel: 800.368.2266 / Fax: 978.366.2266
 Europe Tel: 44.1908.574.200 / Fax: 44.1908.574.300
 Asia/Pacific Tel: 81.44.844.8290 / Fax: 81.44.844.8299
 Veix www.macom.com for additional data sheets and product information.

dis. Commit: MA-COM Technical Solutions and its affiliates reserve the right to make changes to the product(s) or information contained herein without notice.

Annexes 9:Battery dynamic model

Batteries may have quite different behavior with dynamic current (i.e. pulse currents) than at DC. Depending on the use cases, a dynamic electrical model may then be mandatory. Such a model is used, inspired by the publication "Accurate Electrical Battery Model Capable of Predicting Runtime and I–V Performance", Min Chen and Gabriel A. Rincón-Mora, IEEE transactions on energy conversion, vol. 21, no. 2, june 2006.




Figure 33: dynamic model of battery

The State-Of-Charge of the battery is modelized by a capacity loaded at the begin-of-life by the standard capacity given in mAH multiplied by the begin-of-life open-circuit voltage:

$$\frac{1}{2}C_{capacity}V_{SOC}(0)^{2} = Capacity_{mAH} \cdot 3.6E6 \cdot V_{OC}(100\%)$$

$$V_{SOC}(0) = V_{OC}(100\%)$$

$$\Rightarrow C_{capacity} = \frac{7.2E6 \cdot Capacity_{mAH}}{V_{OC}(100\%)}$$
(10)

The fully charged battery voltage is taken as the maximum voltage across the Ccapacity as well as the maximum Voc(Vsoc). This maximum voltage and the minimum usable voltage define the usable capacity.

The Rself-discharge is fixed by the battery leakage. The Rserie is linked to the instantaneous voltage drop and the sum of Rserie and R transient is linked to the DC voltage drop. The Ctransient is linked, with Rtransient, to the time constant extracted from the battery voltage transient associated with a current pulse.


Note that several parallel RC can be added to the model to precise the dynamic behavior.


Note also that the temperature-dependent behavior is not taken into account.


Typical specification are at 25°C, unless otherwise noted.

Parameter	Test conditions, comments	Min.	Тур.	Max	Unit
Low-voltage battery					
V _{oc}		1.08		1.25	V
Capacity			160		mAh
$R_{\text{self-discharge}}$			0.02		ΜΩ
R _{serie}		0.5		4	Ω
R _{transcient}		2		16	Ω
$C_{transcient}$		66		461	μF

Table 23: Example of batteries specifications










Figure 34: Example of dynamic model results

Annexes 10: microSD card mechanical drawing




Figure 35: microSD card mechanical definition

Annexes 11: Compression coax board-to-board STAX®








RFCoax Connectors


STAX Coax Connectors (Continued)

Description	Part Number
STAX SMT Coax Connector Assembly: Consists of STAX Coax elastomer in round SMT holder	619229-1
Mating SMT Target Holder: Controls alignment between PCBs	619238-2
STAX Coax RF Elastomer only: Used with customer furnished holder	1442004-1









Note: Part Numbers are RoHS compliant except. ♦ Indicates non-RoHS compliant

Catalog 1307191 Revised 3-07

Dimensions are in millimeters and inches unless otherwise specified. Values in brackels are standard equivalents. Dimensions are shown for reference purposes only. Specifications subject to change. USA: 1-800-522-6752 Canada: 1-905-470-4425 Mexico: 01-800-733-8926 C. America: 52-55-1106-0803 South America: 55-11-2103-6000 Hong Kong: 852-2735-1628 Japan: 81-44-844-8013 UK: 44-8706-080-208

Annexes 12: Comments on D1.1 demands

Items have been sorted and grouped in the following categories:

- Transmission
- Supply
- Interface
- Quality and Reliability

Comments have been added

1 Transmission

This section groups all the items relating to channel, data rate, latency, networking, range and compatibility. Channel

1.1.1 Channel requirements

Reference	Requirement	Status
R 1	2.5GHz band support	5

The 2.4GHz to 2.4835GHz ISM is covered but the upward extension to 2.5GHz, for the 802.15.6, or the downward extension to 2.36GHz, for the 802.15.4j, would need different passives: An alternate RF front-end SAW filter has been designed by EPCOS in order to cover the 2.4835-2.5GHz band and the rest of the system (RF synthesizer, etc) as been specified to cover this band extension. This is not the case for the downward extension (even if not specified, he RF synthesizers should be able to address down to 2.36GHz).

R 2	Extension to 2.5GHz	3
-----	---------------------	---

C.f. above remark for the R 1

R 3 Tunable modulation index	3
------------------------------	---

On Tx side, thanks to the modulation by dynamic digital programming of the RFsynthesizer, the modulation index is very precise and will be easily made programmable. The limit is in fact more on the maximum raw symbol rate limited by the synthesizer close loop bandwidth. On The Rx side, constraints upon bandwidth may limit the maximum modulation index for maximum symbol rates.

R 4	Extension to 2 FCUs	3(medical
	Extension to 2.5GHz	monitoring)

C.f. above remark for the R 1 in same chapter.

Table 24 Channel requirements

1.1.2 Channel parameters

Reference	Description	Min	Тур	Max	Unit	Status
P 1	Channel width	0.1		1	MHz	5

Thanks to $\Sigma\Delta$ RF frequency synthesis, the center frequency can be tuned very precisely and freely to whatever frequency needed. The receiver bandwidth (e.g. -3dB) needs to be fixed taking into account the signal bandwidth (depending on raw symbol rate, modulation index and pulse shaping) and the Rx-Tx relative reference frequency uncertainty. The BAW frequency uncertainty is quite important (e.g. ± 400 ppm max. initial frequency tolerance) and a calibration scheme needs to be implemented in order to narrow the overall uncertainty. The selectivity, e.g. adjacent channel and far interferer rejection specification is based on Bluetooth Low Energy and 802.15.4 2006 specifications.

P 2	Frequency range	2.4	2.5	GHz	5

C.f. above remark for the R 1 in chapter 1.1.1.

Table 25 Channel parameters

1.2 Data rate

1.2.1 Data rate requirements

Reference	Requirement	Status
R 5	Peak data rate >2kB/s, in small bursts	5

The specified peak datarate is 2Mbit/s. Any peak datarate reduction improves the sensitivity. But too low peak datarate may be impractical because of relative frequency reference imprecision. Any average datarate reduction can be implemented with reduction of average current consumption.

R 6	Tunable data rate	3
	Turiable data rate	(Eb tradeoffs)

On transmitter side, it is quite simple to scale down the peak datarate by integer division factor (possibly with the addition of an interpolation filter in digital domain). On receiver side, it should be also quite simple to implement the same scheme in digital domain (possibly with a decimation filter). The difficulty may be to implement the same scaling for the channel prior to analog to digital conversion. So by principle it should be quite easy to implement a datarate scale down over a decade but maybe at the cost of reduced channel filtering performances. Note that the narrowing of the channel filter is limited by the obtain RF frequency precision. Regarding this aspect, an Automatic Frequency Control may be considered for Data Streaming type of communication. Some limited Direct Sequence Spread Spectrum scheme, such as what is used in 802.15.4 2006 can also be considered. In practice, there is no AFC implemented and the raw modulation schemes that are considered are the 2Mbit/s MSK and the 1Mbit/s GFSK. Note that duty cycling the transceiver activity

Reference	Requirement					Status
amount the	e peak data rate to an aver e current consumption: by an be configured.	•	•	0		
uata rate ca		Table 26 Da	ata rate requi	rements		
1.2.2 Da	ata rate parameters		·			
Reference	Description	Min	Тур	Max	Unit	Status
P 3	Data rate		1		MBit/s	3
C.f. above r	emark for the R 5 and R 6	in chapter	1.2.1.			
P 4	Data rate		1		kBit/s	3
	emark for the R 5 and R 6 inearly because of relative	•			too low to g	ain on
P 5	Data rate		100		kBit/s	3
C.f. above r	emark for the R 5 and R 6	in chapter	1.2.1.	1		
P 6	Data rate		30		kBit/s	3
	emark for the R 5 and R 6 inearly because of relative	•			too low to g	ain on
P 7	Data rate		5		kBit/s	3
	emark for the R 5 and R 6 inearly because of relative				too low to g	ain on
P 8	Data rate		5		kBit/s	3
	emark for the R 5 and R 6 inearly because of relative	•			too low to g	ain on
P 9	Useful data rate (non- streaming)	2			kBit/s	5
	emark for the R 5 and R 6 inearly because of relative	•			too low to g	ain on
P 10	Data rate	30	200	1000	kBit/s	5

Reference	Description	Min	Тур	Max	Unit	Status
P 11	Data rate	3			kbit	5
C.f. above r	emark for the R 5 and R 6	in chapter	1.2.1: this c	latarate is t	oo low to g	ain on
sensitivity li	inearly because of relative	e frequency	/ imprecisio	n.		
P 12	Data rate (payload)	200			kbit	5
C.f. above r	emark for the R 5 and R 6	in chapter	1.2.1.			
P 13	Data rate (payload)	1.2			Mbit	5
C.f. above r	emark for the R 5 and R 6	in chapter	1.2.1.			
P 14	Data rate	20			kbit	5
C.f. above r	emark for the R 5 and R 6	in chapter	1.2.1: this c	latarate is t	oo low to g	ain on
sensitivity li	inearly because of relative	e frequency	/ imprecisio	n.		
P 15	Data rate (payload)	300			kbit	5
C.f. above r	emark for the R 5 and R 6	in chapter	1.2.1.			
P 16	Data rate	10			kbit	2
C.f. above r	emark for the R 5 and R 6	in chapter	1.2.1: this c	latarate is t	oo low to g	ain on
sensitivity li	inearly because of relative	e frequency	/ imprecisio	n.		
P 17	Data rate	20		2000	kbit/s	5
C.f. above r	emark for the R 5 and R 6	in chapter	1.2.1: lowe	r datarate i	s too low to	gain on
sensitivity l	inearly because of relative	frequency	/ imprecisio	n.		
P 18	Data rate	10		1000	Kbit	4
	emark for the R 5 and R 6	•			s too low to	gain on
	inearly because of relative		/ imprecisio	n.	1	
P 19	Data rate	1000			kbit/s	5
	emark for the R 5 and R 6	in chapter	1.2.1.			
P 20	Data rate	1000			Kbit/s	2
C.f. above r	emark for the R 5 and R 6	in chapter	1.2.1.			
P 21	Data rate	20		2000	kbit/s	5
	amark for the D.F. and D.C.					

Table 27 Data rate parameters

C.f. above remark for the R 5 and R 6 in chapter 1.2.1: lower datarate is too low to gain on

sensitivity linearly because of relative frequency imprecision.

1.3 Latency and delays

1.3.1 Latency and delays requirements

Reference	Requirement	Status
R 7	Latency <1s to initiate communication, then <50ms	3

C.f. above remark for the R 5 and R 6 in chapter 1.2.1. For extremely long latencies, wake up from Off mode can be considered in order to limit the leakages.

R 8	Tolerance to long latencies (several tens of ms) by the MCU	5
	controlling the WiserBAN radio sub-system	

This is inherent to Control-Command type of communication described in chapter 4.2.1.

Table 28 Latency and delays requirements

1.3.2 Latency and delays parameters

Reference	Description	Min	Тур	Max	Unit	Status
P 22	Latency			500	ms	3

Any average data rate reduction can be implemented with reduction of average current consumption with tradeoff on latency. This max. latency should be covered without problem.

P 23	Delay		300	ms	3
Cf D 22 :					

C.f. P 22 in same chapter.

P 24	Latency		300	ms	3

C.f. P 22 in same chapter.

P 25	Latency		500	ms	3

C.f. P 22 in same chapter.

P 26	Delay		15	ms	3

Any average data rate reduction can be implemented with reduction of average current consumption with tradeoff on latency. This latency should be covered without problem except source coding (e.g. audio compression & decompression).

P 27	Latency		250	ms	3

C.f. P 22 of same chapter

Reference	Description	Min	Тур	Max	Unit	Status
P 28	Delay			25	ms	3
C.f. P 26 of	same chapter					
P 29	Latency			200	ms	3
C.f. P 22 of	same chapter		l	l	l	
P 30	Latency			200	ms	3
C.f. P 22 of	same chapter		ı	ı	ı	
P 31	Delay			5	ms	3
consumption itself but wi	e datarate reduction can be now that tradeoff on latency all be hard to comply with	. This later	ncy is not a	problem fo	_	
P 32	Latency (link established)			50	ms	4
C.f. P 22 of	same chapter					
P 33	Wake-up time		100		μs	3
From sleep platform.	mode, tough but aligned v	with one of	the more of	constrain sp	pecification	of the
P 34	Latency	1	2	4	ms	5
C.f. P 31 in s	same chapter.		ı	ı	ı	
P 35	Wake up time		20		μs	5
platform. If	mode, tough but aligned on number not reached in progression y to reach the number.			•		
P 36	Latency			100	ms	5
C.f. P 22 of	same chapter	I	ı	ı	1	
P 37	Wake-up time		100		μs	1
C.f P 33 in s	ame chapter	I	l	l	1	
P 38	Latency (without			1	ms	5

Reference	Description	Min	Тур	Max	Unit	Status
	compression)					
Any average	e datarate reduction can b	e impleme	ented with i	eduction o	f average cu	ırrent
consumptio	on with tradeoff on latency	y. This late	ncy is not a	problem fo	r the comm	unication
only.						
P 39	Timing Jitter (bilateral CI case)			+/-50	μs	5
Should not	be a problem because nui	 mber much	lower than	the data r	ate itself.	
P 39	Wake-up time		100		ms	0
No problem	n except if needs to be wa	kad up fra	n Off states	in this case	only ovtro	maly short
•	n be compliant (because of	•			•	mery snort
P 40	Latency (without compression)			1	ms	5
only.	Timing Jitter (bilateral CI case)			+/-50	μs	5
C.f. P 39 of	same chapter.					
P 42	Latency			1	ms	5
C.f. P 38 of	same chapter.				1	
P 43	Timing Jitter (trigger)			+/-50	μs	5
Specificatio	n imprecise but assumed	to be the s	ame as P 39	of same c	hapter.	
P 44	Wake-up time		100		μs	0
C.f. P 33 of	same chapter.	•	•	•	•	
P 45	Latency (activation)			1	ms	0
C.f. P 38 of	same chapter.		•	•		•
P 46				+/-50	μs	5

FP7-I CT-2009-5

Reference	Description	Min	Тур	Max	Unit	Status
Specificatio	n not comprehensible.					
P 47				50	μs	5
Specificatio	n not comprehensible.	1	l	- 1		
P 48	Timing Jitter	0.5			m	5
•	nizing of sound processing adeoff on current consum	_	lly not a pro	oblem this sp	ecification	has to
P 49	Wake-up time					
Specificatio	n not comprehensible.	L	I		-1	
P 50	Latency (without compression)			1	ms	5
C.f. P 38 of	same chapter.	.	T .		1	
P 51	Timing jitter			+/-50μs		5
C.f. P 44 of	same chapter.	_ L	L		<u>-</u>	
P 52	Wake-up time		100		μs	0
C.f. P 33 of	same chapter.		<u> </u>	I		<u> </u>
P 53	Latency			100	ms	1
C.f. P 22 of	same chapter.		<u> </u>	L		
P 54	Wake-up time		100		μs	0
C.f. P 33 of	same chapter.			I		<u>. I</u>
P 55	Latency			200	ms	1
C.f. P 22 of	same chapter.					
P 56	Wake-up time		100		μs	1
C.f. P 33 of	l same chapter.				1	1
P 57	Latency			250	ms	1
C.f. P 22 of	same chapter.					
P 58	Set-up time			3	S	5
Not a probl	em.	1		ı	1	•

Reference	Description	Min	Тур	Max	Unit	Status
P 59	Latency			100	ms	3
C.f. P 22 of same chapter.						
P 60	Wake-up time		100		μs	3
C.f. P 33 of	same chapter.		J		l	
P 61	Latency			200	ms	1
C.f. P 22 of same chapter.						
P 62	Wake-up time		100		μs	1
C.f. P 33 of	same chapter.		I		L	1

Table 29 Latency and delays parameters

1.4 Networking

Reference	Requirement	Status
R 9	Bidirectional radio link	5
With Half-I	Duplex link.	<u> </u>
R 10	2 and 3 nodes BAN (works with 2 HI only or with additional remote)	5
Star-shape	multi-node protocol foreseen.	
R 11	Bidirectional radio link	5
C.f. R 9 of s	same chapter.	
R 12	Listen before talk	0
	account (the "CA" in CSMA-CA means "Collision Avoidance" which similar to the "Listen Before Talk").	h is in practice a
R 13	Preferred topology Star, Remote is in the center	2
C.f. R 10	1	<u> </u>
R 14	Channel management	5

Reference	Requirement	Status
software.		
R 15	Bluetooth (audio profile) and Bluetooth LE compatibility mode	5
particularly	both audio profile will not be covered: it would overstress to important impact on current consumption (but everything will ble the interaction at hardware level even if not fully compliant).	_
R 16	Bidirectional radio link (half duplex)	5
C.f. R 9 of s	ame chapter.	
R 17	Bidirectional radio link (TX power management, acknowledge)	5
C.f. R 9 of s	ame chapter.	
R 18	Bluetooth audio profile	5
C.f. R 15 of	same chapter.	
R 19	Bidirectional radio link (TX power management, acknowledge)	5
C.f. R 9 of s	ame chapter and R 20 of chapter 3.1.1.	
R 21	Bidirectional radio link (half duplex)	5
C.f. R 9 of s	ame chapter.	
R 22	Bidirectional radio link (full duplex)	5
C.f. R 9 of s	ame chapter.	
R 23	Bidirectional radio link (wake up)	5
According t	o response time /current consumption tradeoff.	
R 24	Bidirectional radio link	5 (meshed network)
C.f. R 9 of s	ame chapter.	
R 25	Listen before talk	5 (CSMA-CA)
Cf D 12 of		

Reference	Requirement	Status					
R 26	Bluetooth LP compatible	5t					
Targeted fo	r PHY layer but complete software-based protocol stack may be	out-of-project.					
R 27	802.15.4-2006 compatible	5					
Targeted fo	r PHY layer but complete software-based protocol stack may be	out-of-project.					
R 28	Bidirectional radio link	4					
C.f. R 9 of sa	C.f. R 9 of same chapter.						
R 29	Coexistence	5					
Specification needs to be stated.							
R 30	Compatibility with existing communication standards	4					
C.f. R 25 an	d R 26.						
R 31	Bidirectional radio link	5 (reliable links)					
C.f. R 9 of sa	ame chapter.	,					
R 32	Listen before talk	3					
C.f. R 12 of	same chapter.						
R 33	Bluetooth le compatible	5					
C.f. R 26 of	same chapter.						
R 34	802.15.4-2006 compatible	3					
C.f. R 27 of	same chapter.						
R 35	Channel management	4					
C.f. R 14 of	C.f. R 14 of same chapter.						
R 36	Bidirectional radio link	5					
C.f. R 9 of sa	ame chapter.						
R 37	Bluetooth LE compatible	5					
C.f. R 26 of	same chapter.						

Table 30 Networking requirements

1.4.2 Networking parameters

Reference	Description	Min	Тур	Max	Unit	Status
P 63	Number of devices		6			5

Reference Description	Min	Тур	Max	Unit	Status
-----------------------	-----	-----	-----	------	--------

Taken into account.

Table 31 Networking parameters

1.5 Link range

1.5.1 Link range requirements

Reference	Requirement	Status
R 38	Range 2 to 5m	5

C.f. chapter 4.1.

C.f. chapter 4.1.

Table 32 Link range requirements

1.5.2 Link range parameters

Reference	Description	Min	Тур	Max	Unit	Status
P 64	Range		3m			3
C.f. chapter	4.1.					
P 65	Range		1m			3
C.f. chapter	4.1.					
P 66	Range		10m			3
C.f. chapter	4.1.		<u> </u>	_ I		
P 67	Range		1m			3
C.f. chapter	4.1.					
P 68	Range HI-to-HI		0,3m			3
C.f. chapter	4.1.					
P 69	Range Remote-to-HI		1m			3
C.f. chapter	4.1.					
P 70	Range		0,3m			3

Reference	Description	Min	Тур	Max	Unit	Status
P 71	Range	2	3	10	m	5
C.f. chapter	4.1.					
P 72	Distance range	3			m	4
C.f. chapter	4.1.					
P 73	Distance range	5			m	4
C.f. chapter	4.1.	1	1			_1
P 74	Distance range	5			m	4
		•		·	·	
P 75	Distance range	5			m	4
C.f. chapter	4.1.		l	l		1
P 76	Distance range	0.5			m	5
C.f. chapter	4.1.		l	l		1
P 77	Distance range	3			m	4
C.f. chapter	4.1.		I	<u> </u>	l	1
P 78	Distance range		3	10	m	5
C.f. chapter	4.1.		L	I		l
P 79	Distance range	3			m	4
C.f. chapter	4.1.					

Table 33 Link range parameters

1.6 Electromagnetic compatibility

1.6.1 Electromagnetic compatibility requirements

Reference	Requirement	Status
R 39	Worldwide regulatory compliance	5

As far as it remain in 2.4GHz to 2.483GHz ISM band: compliance with 802.15.6 and 802.15.4j

fferent modulation not covered /orldwide regulatory compliance me chapter. iteroperability with other protocols & perturbators	5
ne chapter.	5
·	
nteroperability with other protocols & perturbators	1
р	5
needs to be stated.	<u> </u>
nmunity to MRI	5
needs to be stated.	<u> </u>
an survive 200 V/m at 2.45 GHz	5
r	eeds to be stated.

Table 34 Electromagnetic compatibility requirements

1.6.2 Electromagnetic compatibility parameters

None.

2 Supply

This section groups the items related to the supply voltage and the power consumption

2.1 Supply requirements

Reference	Requirement	Status
R 44	Supply voltage range <1.8 to >2.3V	2

C.f. chapter 2.6.2.

R 45	Autonomy at least 9 days @ <120J/day	5

Depends on tradeoff explained in previous chapters... and battery capacity.

Table 35 Supply requirements

2.2 Supply parameters

Reference	Description	Min	Тур	Max	Unit	Status

Reference	Description	Min	Тур	Max	Unit	Status
P 80	Standby current			<200	nA	5
Impossible disconnecti	with existing memory and on.	d digital ga	ate librarie	s, except wit	h complete	supply
P 81	Peak current			20	mA	4
Taken into	account.					
P 82	Power consumption active		1	10mW	mW	5
Targeted bu	ut depends on tradeoffs e	xplained i	n previous	chapters	1	
P 83	Power consumption idle		1	3	μ W	5
C.f. P 80 of	same chapter.	<u> </u>				
P 84	Power consumption sniff mode		1	3	μ W	4
Possible for	analog only, c.f. P 80 of s	same chap	oter for dig	ital.		
P 85	Standby current (sniff mode, RSSI, no RF)			5	μW	5
C.f. P 84 of	same chapter.			ı		
P 86	Standby current (sniff mode, RSSI, RF noise present)			50	μW	5
Possible bu	t depends on tradoff desc	cribed in p	revious ch	apters		
P 87	Standby current (sniff mode, RSSI, no RF)			5	μW	5
C.f. P 84 of	same chapter.	<u> </u>	1		1	
P 88	Standby current (sniff mode, RSSI, RF noise present)			50	μW	5
C.f. P 86 of	same chapter.			1		

Reference	Description	Min	Тур	Max	Unit	Status
P 89	Standby current (sniff mode, RSSI, no RF)			5	μW	5
C.f. P 84 of	same chapter.	•				•
P 90	Standby current (sniff mode, RSSI, RF noise present)			50	μW	5
C.f. P 86	of same chapter.					
P 91	Operating power consumption			1	mW	5
C.f. P 86 of	same chapter.					
P 92				5	μW	5
?					l	1
P 93				50	μW	5
?	I					
P 94	Operating power consumption			100	μW	4
C.f. P 86 of	same chapter.	ı		,	- 1	
P 95	Standby current (sniff mode, RSSI, no RF)					
?	,	1				1
P 96	Standby current (sniff mode, RSSI, RF noise present)					
?	,		1	,	1	•
P 97	Operating current consumption			0.5	mW	5
C.f. P 86 of	same chapter.	<u>I</u>		l		

Reference	Description	Min	Тур	Max	Unit	Status
P 98	Standby current (sniff mode, RSSI, no RF)			5	μW	5
C.f. P 84 of	same chapter.					
P 99	Standby current (sniff mode, RSSI, RF noise present)			50	μW	5
C.f. P 86 of	same chapter.					
P 100	Tx consumption		10		mA	3
Targeted be	elow for max. datarate.					
P 101	Rx consumption		10		mA	3
Targeted be	elow for max. datarate.					
P 102	Standby current			5	μΑ	5
C.f. P 84 of	same chapter.					
P 103	Tx consumption			10	mA	3
C.f. P 100 o	f same chapter.	1	1	1		<u>'</u>
P 104	Rx consumption			10	mA	3
C.f. P 101 o	f same chapter.	1	I	1	1	1
P 105	Standby current (sniff			2	μΑ	4

C.f. P 84 of same chapter.

mode, RSSI, no RF)

2.3

Reference	Description	Min	Тур	Max	Unit	Status
P 106	Standby current current (sniff mode, RSSI, RF noise present)			20	μА	5

C.f. P 84 of same chapter.

P 107	Tx consumption	10	mA	3

C.f. P 100 of same chapter.

P 108 Rx consumption	10	mA	3	
----------------------	----	----	---	--

C.f. P 101 of same chapter.

P 109 Standby current 5 μA	5
----------------------------	---

C.f. P 84 of same chapter.

Table 36 Supply parameters

3 Interface

This section groups all the items relating to the interface aspects on the RF side, on the application side and on the mechanical side.

3.1 RF interface

3.1.1 RF interface requirements

Reference	Requirement	Status
R 46	Adaptive antenna matching	1

Specified for antennas described in chapter 2.7.2 chapter 0.

R 47	Adaptive antenna matching	5

C.f. R 46 of same chapter.

R 48	TX power management	2

There is very little current saving by reducing the Tx power below the targeted one because of overhead such as the BAW oscillator and RF synthesizer consumption. So we did not

Reference	Requirement	Status			
consider an	y tuning on RF power (but it's possible).				
R 49	TX power management	5			
C.f. R 48 of	same chapter.	1			
R 50	TX power management	3			
C.f. R 48 of	same chapter.				
R 51	TX power management	5			
C.f. R 48 of	same chapter.	,			
R 52	TX power management	5			
C.f. R 48 of	same chapter.	1			
R 53	TX power management	0			
C.f. R 48 of	same chapter.				
R 54	Adaptive antenna matching	3			
C.f. R 46 of	same chapter.				
R 55	Programmable pulse shaping	3			
Taken into	account.				
R 56	Tunable RF output power	3			
C.f. R 48 of	same chapter.				
R 57	Tunable RF output power	3			
C.f. R 48 of	same chapter.				
R 58	Adaptive antenna matching	3			
C.f. R 46 of	C.f. R 46 of same chapter.				
R 59	Tunable RF output power	3			
C.f. R 48 of	same chapter.				
R 60	Adaptive antenna matching	4			
C.f. R 46 of	same chapter.				

Reference	Requirement					Status
R 61	TX power management					3
C.f. R 48 of	same chapter.					
R 62	Adaptive antenna matching					3
C.f. R 46 of	same chapter.					
	Table	37 RF inte	rface requi	rements		
3.1.2 R	F interface parameters					
Reference	Description	Min	Тур	Max	Unit	Status
P 110	Sensitivity	-102		-92	dBm	5
Max. consid	lered for 1mbit/s and min cor	nsidered fo	or 100kbit	/s.		
P 111	Input impedance (antenna)		50		Ω	5
Taken into a	account.					
P 112	RF interface impedance		50		Ω	5
C.f. P 111 of	f same chapter.					
P 113	Output power		0		dBm	5
Taken into a	account.					
P 114	Output power	-20		0	dBm	5
Taken into a	_ account , c.f. R 48 of same cha	apter if RF	output po	ower tunin	g is under	stood.
P 115	Output power		-10		dBm	5
C.f. R 48 of	same chapter.					
P 116	Input impedance		50		Ω	4
C.f. P 111 of	f same chapter.					
P 117	RF interface impedance		50		Ω	5
	·		1) >

Reference	Description	Min	Тур	Max	Unit	Status
P 118	Output power		0		dBm	5

C.f. R 113 of same chapter.

Table 38 RF interface parameters

3.2 System and interface

3.2.1 System and interface requirements

Reference	Requirement	Status
R 63	I2C Interface	5

Not considered because we prefer SPI serial because of possible reuse of EEPROM interface: It's possible but it would add additional pins.

R 64	Low pin-count: interface <6 lines, serial	4

The SPI (SoC and EEPROM access) need 5pins and PDM 3 additional pins.

R 65	Low processing power requirement for the MCU controlling	5
	the WiserBAN radio sub-system	

C.f. chapter 2.9.3.

R 66	Low memory footprint requirement for the MCU controlling	5
	the WiserBAN radio sub-system	

All protocol intended to be integrated non-chip so a simple SPI interface should be enough to control the SoC and exchange data.

R 67	Device-wakeable Yes	5

Yes using on-chip RTC-based interrupt (if leakages ok).

R 68	Host-wakeable Yes	5

Yes through interrupt on an interface port (or supply disconnection).

R 69	Listen before talk (2.5GHz Band)	5

Taken into account.

R 70	Data integrity	5

A hardware CRC is planned. Further verification can be implemented in software.

Reference	Requirement	Status				
R 71	I2S Interface (adapted)	5				
Yes, confirm	Yes, confirmation needed that the "adapted" correspond to a PDM interface.					
R 72	I2C Interface	5				
C.f. R 63 of	same chapter.					
R 73	SPI Interface	0				
Yes, in Mas off-chip cor	ter mode for interface to EEPROM and possibly on Slave mode fontroller.	r interface with				
R 74	FLASH/EEPROM	5				
Yes but off-	chip.					
R 75	RAM	5				
96kBytes pa	96kBytes partitionable into program and memory banks.					
R 76	GPIO	3				
All digital IC	Os can be configured as standards GPIOs.					
R 77	Voltage regulator up to 7V input	2				
	management is implemented off-chip on the platform (to focus to allenging functionalities).	he SoC design				
R 78	Peripheral logic level scalable	5				
This is the S	GOC "high voltage", c.f. chapter 2.6.2.					
R 79	Encryption	1				
Not conside	ered in hardware but always possible in software.					
R 80	Low duty cycle RX, wake up on RSSI (sniff mode)	5				
Targeted, c.f. chapter 4.2.1.						
R 81	Encryption	0				
C.f. R 78 in	same chapter.	<u> </u>				

Reference	Requirement	Status
R 82	Wake up: activation with RC	5
No, with RT	C based on Low-Frequency silicon Resonator	
R 83	Embedding of control data (RC functionality)	5
Specificatio	n not understood.	
R 84	I2S Interface (adapted)	5
C.f. R 71 of	same chapter.	
R 85	I2S Interface (adapted)	5
C.f. R 71 of	same chapter.	
R 86	Wake up: activation with RC	5
C.f. R 82 of	same chapter.	
R 87	Data integrity	5
C.f. R 71 of	same chapter.	
R 88	Wake up: activation with Codeword (sniff mode)	5
C.f. R 80 of	same chapter.	
R 89	I2C Interface	5
C.f. R 63 of	same chapter.	
R 90	SPI Interface	0
C.f. R 73 of	same chapter.	
R 91	Encryption	5
C.f. R 78 in	same chapter.	
R 92	Encryption	3
C.f. R 78 in	same chapter.	
R 93	Wake up: activation	5
C.f. R 80 in	same chapter.	

R94 I2C Interface 5 C.f. R 63 of same chapter. R95 SPI Interface 0 C.f. R 73 of same chapter. R96 Encryption 0 C.f. R 78 in same chapter. R97 Wake up: activation 5 C.f. R 80 in same chapter. R98 I2S Interface (adapted) 5 C.f. R 71 of same chapter. R99 Encryption 0 C.f. R 78 in same chapter. R100 Low duty cycle RX, wake up on RSSI (sniff mode) 5 C.f. R 80 of same chapter. R101 I2C Interface 5 C.f. R 63 of same chapter. R102 RSSI 5 Yes, mandatory for wakeup on RF. R103 AGC 5 Yes, jumplemented in hardware. R104 FEI AFC 3 Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer). R105 Controller 5 (protocol and sensing) Yes, low-power general purpose 32bit µC with additional instruction set dedicated to DSP (2 MAC //). R106 SPI & PDM interface 5 Yes.	Reference	Requirement	Status
R 95 SPI Interface 0 C.f. R 73 of same chapter. R 96 Encryption 0 C.f. R 78 in same chapter. R 97 Wake up: activation 5 C.f. R 80 in same chapter. R 98 I2S Interface (adapted) 5 C.f. R 71 of same chapter. R 99 Encryption 0 C.f. R 78 in same chapter. R 100 Low duty cycle RX, wake up on RSSI (sniff mode) 5 C.f. R 80 of same chapter. R 101 I2C Interface 5 C.f. R 63 of same chapter. R 102 RSSI 5 Yes, mandatory for wakeup on RF. R 103 AGC 5 Yes, implemented in hardware. R 104 FEI AFC 3 Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer). R 105 Controller 5 CMAC I //). R 106 SPI & PDM interface 5 S	R 94	I2C Interface	5
C.f. R 73 of same chapter. R 96 Encryption 0 C.f. R 78 in same chapter. R 97 Wake up: activation 5 C.f. R 80 in same chapter. R 98 I2S Interface (adapted) 5 C.f. R 71 of same chapter. R 99 Encryption 0 C.f. R 78 in same chapter. R 100 Low duty cycle RX, wake up on RSSI (sniff mode) 5 C.f. R 80 of same chapter. R 101 I2C Interface 5 C.f. R 63 of same chapter. R 102 RSSI 5 Yes, mandatory for wakeup on RF. R 103 AGC 5 Yes, implemented in hardware. R 104 FEI AFC 3 Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer). R 105 Controller 5 CMAC I //). R 106 SPI & PDM interface 5 C.f. R 700 PODE STILL ST	C.f. R 63 of	same chapter.	
R 96 Encryption 0 C.f. R 78 in same chapter. R 97 Wake up: activation 5 C.f. R 80 in same chapter. R 98 I2S Interface (adapted) 5 C.f. R 71 of same chapter. R 99 Encryption 0 C.f. R 78 in same chapter. R 100 Low duty cycle RX, wake up on RSSI (sniff mode) 5 C.f. R 80 of same chapter. R 101 I2C Interface 5 C.f. R 63 of same chapter. R 102 RSSI 5 Yes, mandatory for wakeup on RF. R 103 AGC 5 Yes, implemented in hardware. R 104 FEI AFC 3 Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer). R 105 Controller 5 CMAC I //). R 106 SPI & PDM interface 5	R 95	SPI Interface	0
C.f. R 78 in same chapter. R 97 Wake up: activation 5 C.f. R 80 in same chapter. R 98 I2S Interface (adapted) 5 C.f. R 71 of same chapter. R 99 Encryption 0 C.f. R 78 in same chapter. R 100 Low duty cycle RX, wake up on RSSI (sniff mode) 5 C.f. R 80 of same chapter. R 101 I2C Interface 5 C.f. R 63 of same chapter. R 102 RSSI 5 Yes, mandatory for wakeup on RF. R 103 AGC 5 Yes, implemented in hardware. R 104 FEI AFC 3 Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer). R 105 Controller 5 (protocol and sensing) Yes, low-power general purpose 32bit µC with additional instruction set dedicated to DSP (2 MAC I //). R 106 SPI & PDM interface 5	C.f. R 73 of	same chapter.	
R 97 Wake up: activation 5 C.f. R 80 in same chapter. R 98 I2S Interface (adapted) 5 C.f. R 71 of same chapter. R 99 Encryption 0 C.f. R 78 in same chapter. R 100 Low duty cycle RX, wake up on RSSI (sniff mode) 5 C.f. R 80 of same chapter. R 101 I2C Interface 5 C.f. R 63 of same chapter. R 102 RSSI 5 Yes, mandatory for wakeup on RF. R 103 AGC 5 Yes, implemented in hardware. R 104 FEI AFC 3 Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer). R 105 Controller 5 (protocol and sensing) Yes, low-power general purpose 32bit μC with additional instruction set dedicated to DSP (2 MAC I //). R 106 SPI & PDM interface 5	R 96	Encryption	0
C.f. R 80 in same chapter. R 98 I2S Interface (adapted)	C.f. R 78 in	same chapter.	l
R 98 I2S Interface (adapted)	R 97	Wake up: activation	5
C.f. R 71 of same chapter. R 99 Encryption 0 C.f. R 78 in same chapter. R 100 Low duty cycle RX, wake up on RSSI (sniff mode) 5 C.f. R 80 of same chapter. R 101 I2C Interface 5 C.f. R 63 of same chapter. R 102 RSSI 5 Yes, mandatory for wakeup on RF. R 103 AGC 5 Yes, implemented in hardware. R 104 FEI AFC 3 Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer). R 105 Controller 5 (protocol and sensing) Yes, low-power general purpose 32bit μC with additional instruction set dedicated to DSP (2 MAC I //). R 106 SPI & PDM interface 5	C.f. R 80 in	same chapter.	
R 99 Encryption 0 C.f. R 78 in same chapter. R 100 Low duty cycle RX, wake up on RSSI (sniff mode) 5 C.f. R 80 of same chapter. R 101 I2C Interface 5 C.f. R 63 of same chapter. R 102 RSSI 5 Yes, mandatory for wakeup on RF. R 103 AGC 5 Yes, implemented in hardware. R 104 FEI AFC 3 Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer). R 105 Controller 5 (protocol and sensing) Yes, low-power general purpose 32bit µC with additional instruction set dedicated to DSP (2 MAC I //). R 106 SPI & PDM interface 5	R 98	I2S Interface (adapted)	5
C.f. R 78 in same chapter. R 100 Low duty cycle RX, wake up on RSSI (sniff mode) 5 C.f. R 80 of same chapter. R 101 I2C Interface 5 C.f. R 63 of same chapter. R 102 RSSI 5 Yes, mandatory for wakeup on RF. R 103 AGC 5 Yes, implemented in hardware. R 104 FEI AFC 3 Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer). R 105 Controller 5 (protocol and sensing) Yes, low-power general purpose 32bit µC with additional instruction set dedicated to DSP (2 MAC I //). R 106 SPI & PDM interface 5	C.f. R 71 of	same chapter.	I
R 100 Low duty cycle RX, wake up on RSSI (sniff mode) 5 C.f. R 80 of same chapter. R 101 I2C Interface 5 C.f. R 63 of same chapter. R 102 RSSI 5 Yes, mandatory for wakeup on RF. R 103 AGC 5 Yes, implemented in hardware. R 104 FEI AFC 3 Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer). R 105 Controller 5 (protocol and sensing) Yes, low-power general purpose 32bit μC with additional instruction set dedicated to DSP (2 MAC I //). R 106 SPI & PDM interface 5	R 99	Encryption	0
C.f. R 80 of same chapter. R 101 I2C Interface	C.f. R 78 in	same chapter.	
R 101 I2C Interface 5 C.f. R 63 of same chapter. R 102 RSSI 5 Yes, mandatory for wakeup on RF. R 103 AGC 5 Yes, implemented in hardware. R 104 FEI AFC 3 Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer). R 105 Controller 5 (protocol and sensing) Yes, low-power general purpose 32bit µC with additional instruction set dedicated to DSP (2 MAC I //). R 106 SPI & PDM interface 5	R 100	Low duty cycle RX, wake up on RSSI (sniff mode)	5
C.f. R 63 of same chapter. R 102 RSSI 5 Yes, mandatory for wakeup on RF. R 103 AGC 5 Yes, implemented in hardware. R 104 FEI AFC 3 Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer). R 105 Controller 5 (protocol and sensing) Yes, low-power general purpose 32bit µC with additional instruction set dedicated to DSP (2 MAC I //). R 106 SPI & PDM interface 5	C.f. R 80 of	same chapter.	
R 102 RSSI Yes, mandatory for wakeup on RF. R 103 AGC Solution FEI AFC R 105 Controller R 106 SPI & PDM interface 5 Solution Solut	R 101	I2C Interface	5
Yes, mandatory for wakeup on RF. R 103	C.f. R 63 of	same chapter.	
R 103AGC5Yes, implemented in hardware.FEI AFC3R 104FEI AFC3Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer).5 (protocol and sensing)R 105Controller5 (protocol and sensing)Yes, low-power general purpose 32bit μC with additional instruction set dedicated to DSP (2 MAC I //).R 106SPI & PDM interface5	R 102	RSSI	5
Yes, implemented in hardware. R 104 FEI AFC 3 Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer). R 105 Controller 5 (protocol and sensing) Yes, low-power general purpose 32bit μC with additional instruction set dedicated to DSP (2 MAC I //). R 106 SPI & PDM interface 5	Yes, manda	tory for wakeup on RF.	
R 104FEI AFC3Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer).R 105Controller5 (protocol and sensing)Yes, low-power general purpose 32bit μC with additional instruction set dedicated to DSP (2 MAC I //).R 106SPI & PDM interface5	R 103	AGC	5
Yes, yet, a priori implemented in software for maximum flexibility (i.e. in physical layer). R 105 Controller Controller Yes, low-power general purpose 32bit μC with additional instruction set dedicated to DSP (2 MAC I //). R 106 SPI & PDM interface 5	Yes, implen	nented in hardware.	,
R 105Controller5 (protocol and sensing)Yes, low-power general purpose 32bit μC with additional instruction set dedicated to DSP (2 MAC I //).R 106SPI & PDM interface5		· ·	
Controllerand sensing)Yes, low-power general purpose 32bit μC with additional instruction set dedicated to DSP (2 MAC I //).R 106SPI & PDM interface	Yes, yet, a p	priori implemented in software for maximum flexibility (i.e. in phy	1
MAC I //). R 106 SPI & PDM interface 5	R 105	Controller	1.5
R 106 SPI & PDM interface 5	-	wer general purpose 32bit μC with additional instruction set ded	icated to DSP (2
Yes.		SPI & PDM interface	5
	Yes.		1

Reference	Requirement	Status
R 107	I2C interface	5
C.f. R 63 of	same chapter.	
R 108	I2C interface	3
C.f. R 63 of	same chapter.	
R 109	I2S interface	3
Yes.		
R 110	UART interface	3
Yes but mu	ltiplexed on existing digital IOs.	
R 111	JTAG interface	3
Yes, for tes	t and debug purpose but multiplexed on the limited number of di	gital IOs.
R 112	RF remote programming	3
A priori, sho	ould be feasible.	
R 113	Real Time Clock	5
Yes, with o	n-platform Low-Frequency silicon resonator.	l
R 114	4 Hardware Timers with PWM	3
Yes.		
R 115	Clock outputs	3
Yes but mu	ltiplexed on the limited number of digital IOs.	
R 116	Regulated voltage outputs	3
No, c.f. R77	of same chapter.	
R 117	GPIO	5
C.f. R 76 of	same chapter.	
R 118	Ultra-low-power comparators	3
Not present	tly, specification and use to be precised.	
R 119	Regulators	5 (RF & digital)
No, c.f. R77	of same chapter.	
R 120	Voltage step-up	3
No, c.f. R77	of same chapter.	
R 121	Voltage step-down	3
No, c.f. R77	of same chapter.	-

Reference	Requirement	Status
R 122	Low-resolution ADC	3 (t° sensing & voltage monitoring)
No, c.f. R77	of same chapter, specification and use to be precised.	
R 123	Brown out	5 (POR)
No, c.f. R77	of same chapter.	1
R 124	LED current sources	3
No, c.f. R77	of same chapter.	
R 125	RSSI	5
C.f. R 102 in	the same chapter.	
R 126	Micro-Controller	5
C.f. R 105 in	same chapter.	
R 127	SPI	5
C.f. R 73 of	same chapter.	
R 128	UART interface	3
C.f. R 110 in	n same chapter.	•
R 129	JTAG interface	3
C.f. R 111 ir	same chapter.	-
R 130	Real Time Clock	5
C.f. R 113 ir	same chapter.	
R 131	High-resolution ADC	3
C.f. R 122 in	n same chapter.	
R 132	Brown out & Power-On-Reset	5
C.f. R 77 in	same chapter.	•
R 133	Encryption	4
C.f. R 78 in	same chapter.	
R 134	Data integrity	4
C.f. R 71 of	same chapter.	
R 135	Low duty cycle RX, wake up on RSSI (sniff mode)	4
C.f. R 80 of	same chapter.	

Reference	Requirement	Status
R 136	I2C Interface	5
C.f. R 63 of	same chapter.	1
R 137	integrated Controller	3
C.f. R 105 o	f same chapter.	
R 138	SPI & PDM interface	3
C.f. R 106 o	f same chapter.	
R 139	I ² C interface	5
C.f. R 63 of	same chapter.	<u> </u>
R 140	UART interface	3
C.f. R 110 o	f same chapter.	
R 141	JTAG interface	3
C.f. R 111 o	f same chapter.	
R 142	RF remote programming	3
C.f. R 112 o	f same chapter.	
R 143	Real Time Clock	3
C.f. R 113 o	f same chapter.	
R 144	Voltage step-up	3
No, c.f. R77	of same chapter.	
R 145	Voltage step-down	3
No, c.f. R77	of same chapter.	
R 146	Low-resolution ADC	3
No, c.f. R77	of same chapter.	<u>.</u>
R 147	LED current sources	3
No, c.f. R77	of same chapter.	
R 148	Privacy	4

Table 39 System and interface requirements

3.2.2 System and interface parameters

- · · · · · ·	The state of the s						
Reference	Description	Min	Тур	Max	Unit	Status	

P 128

C.f. chapter 2.9.3.

Memory

memory footprint (ROM) C.f. P 110 in the same chapter: except the boot and possibly some small functions, the software will be placed in big majority in RAM for debug purposes. P 121 Listen before talk Yes 5 Taken into account. P 122 SPI Interface Yes 5 C.f. R 73 of chapter 3.2.1. P 123 Memory 64 128 256 kBytes 5 C.f. chapter 2.9.3. P 124 MCU clock 0.1 10 MHz 3 C.f. chapter 2.9.3. P 125 MCU consumption 25 µA/MHz 3 C.f. chapter 2.9.3.	Reference	Description	Min	Тур	Max	Unit	Status
device protocol stack memory footprint (ROM) C.f. P 110 in the same chapter: except the boot and possibly some small functions, the software will be placed in big majority in RAM for debug purposes. P 121	P 119	memory footprint			5	kBytes	5
memory footprint (ROM) footprint (ROM) </td <td></td> <td>l e" it means the SoC, 5kBy</td> <td>tes will no</td> <td>ot be enou</td> <td>gh to cover</td> <td>the complete</td> <td>protocol</td>		l e" it means the SoC, 5kBy	tes will no	ot be enou	gh to cover	the complete	protocol
Software will be placed in big majority in RAM for debug purposes. P 121	P 120	memory footprint			50	kBytes	5
Taken into account. P 122 SPI Interface Yes 5 C.f. R 73 of chapter 3.2.1. P 123 Memory 64 128 256 kBytes 5 C.f. chapter 2.9.3. P 124 MCU clock 0.1 10 MHz 3 C.f. chapter 2.9.3. P 125 MCU consumption 25 μA/MHz 3 C.f. chapter 2.9.3. P 126 Memory 128 kBytes 5 C.f. chapter 2.9.3.		·		•	•	mall functions	, the
P 122 SPI Interface Yes 5 C.f. R 73 of chapter 3.2.1. 64 128 256 kBytes 5 C.f. chapter 2.9.3. 0.1 10 MHz 3 C.f. chapter 2.9.3. 25 μA/MHz 3 C.f. chapter 2.9.3. 128 kBytes 5 C.f. chapter 2.9.3. 128 kBytes 5 C.f. chapter 2.9.3. 10 MHz 5	P 121	Listen before talk		Yes			5
C.f. R 73 of chapter 3.2.1. P 123	Taken into	l account.					
P 123 Memory 64 128 256 kBytes 5 C.f. chapter 2.9.3. 0.1 10 MHz 3 C.f. chapter 2.9.3. 25 μA/MHz 3 C.f. chapter 2.9.3. 128 kBytes 5 C.f. chapter 2.9.3. 128 kBytes 5 C.f. chapter 2.9.3. 10 MHz 5	P 122	SPI Interface		Yes			5
C.f. chapter 2.9.3. MCU clock 0.1 10 MHz 3 C.f. chapter 2.9.3. 25 μA/MHz 3 C.f. chapter 2.9.3. 128 kBytes 5 C.f. chapter 2.9.3. 128 kBytes 5 C.f. chapter 2.9.3. MCU clock 10 MHz 5 P 127 MCU clock 10 MHz 5	C.f. R 73 of	chapter 3.2.1.					
P 124 MCU clock 0.1 10 MHz 3 C.f. chapter 2.9.3. 25 μA/MHz 3 C.f. chapter 2.9.3. 128 kBytes 5 C.f. chapter 2.9.3. MCU clock 10 MHz 5 P 127 MCU clock 10 MHz 5	P 123	Memory	64	128	256	kBytes	5
C.f. chapter 2.9.3. P 125	C.f. chapter	2.9.3.					
P 125 MCU consumption 25 μA/MHz 3 C.f. chapter 2.9.3. P 126 Memory 128 kBytes 5 C.f. chapter 2.9.3. P 127 MCU clock 10 MHz 5	P 124	MCU clock	0.1		10	MHz	3
C.f. chapter 2.9.3. P 126	C.f. chapter	· 2.9.3.					
C.f. chapter 2.9.3. P 126	P 125	MCU consumption		25		μA/MHz	3
C.f. chapter 2.9.3. P 127 MCU clock 10 MHz 5	C.f. chapter	· 2.9.3.					
C.f. chapter 2.9.3. P 127 MCU clock 10 MHz 5	P 126	Memory		128		kBytes	5
5	C.f. chapter	2.9.3.					
	P 127	MCU clock		10		MHz	5
	C.f. chapter	· 2.9.3.					

5

kBytes

128

256

64

Reference	Description	Min	Тур	Max	Unit	Status
P 129	MCU clock	0.1		10	MHz	3

C.f. chapter 2.9.3.

P 130	MCU consumption		25		μA/MHz	3
-------	-----------------	--	----	--	--------	---

C.f. chapter 2.9.3.

Table 40 System and interface parameters

3.3 Mechanical interface

3.3.1 Mechanical interface requirements

Reference	Requirement	Status
R 149	Size < 25mm² x 1mm	5

Order of magnitude but TBC precisely.

R 150	Size < 150mm ² x 1mm	4

C.f. R 149 in same chapter.

Table 41 Mechanical interface requirements

3.3.2 Mechanical interface parameters

None.

4 Quality and reliability

This section groups all the items related to the quality aspects

4.1 Quality and reliability requirements

Reference	Requirement	Status
R 151	Reliability (implanted)	5
Specification	n needing to be stated.	
R 152	Link reliability	3
Specification	n needing to be stated.	
R 153	QoS: sensitive to errors	4
Specification	n needing to be stated.	
R 154	QoS: sensitive to latency	3

Specification needing to be stated.

Table 42 Quality and reliability requirements

4.2 Quality and reliability parameters

None.