



## DIDACTIC SEMINARS

About

Courses

Seminar DVDs

Partners

Contact

Booking

The seminars and lab exercises below are available for download by filling in [this form](#). This agreement allows you to use the IDESA tutorials in your academic program and prohibits commercial use. By requesting access you agree to conform to the conditions of use mentioned above.



## SEMINARS

|    |  |  |  |       |
|----|--|--|--|-------|
| 1  | <a href="#">Low Power Digital Design in Sub-90nm CMOS Technologies by Wim De Haene (KULeuven)</a>  |  |  | 325Mb |
| 2  | <a href="#">Component matching: best practices and fundamental limits by Marcel Pelgrom and Maarten Vertregt (NXP Research)</a>                          |  |  | 284Mb |
| 3  | <a href="#">Automotive Interferences: EMC and Transients by Herman Casier</a>  |  |  | 300MB |
| 4  | <a href="#">Reliability of future advanced CMOS circuits and technologies by Guido Groeseneken (IMEC)</a>  |  |  | 286MB |
| 5  | <a href="#">Two important transistor innovations: strained silicon and FinFETs by Geert Eneman - Nadine Collaert (IMEC)</a>                              |  |  | 555MB |
| 6  | <a href="#">Risk free, 65 nm and beyond, digital low power design by François Thomas (Cadence)</a>   |  |  | 334MB |
| 7  | <a href="#">Variability Aware Modeling and Yield Aspects by Bart Dierickx (IMEC)</a>   |  |  | 244MB |
| 8  | <a href="#">Variability and Litho-aware digital implementation by François Thomas (Cadence)</a>  |  |  | 230MB |
| 9  | <a href="#">Leakage physics and modeling by Wieslaw Kuzmicz (Warsaw University of Technology)</a>  |  |  | 159MB |
| 10 | <a href="#">Techniques to control leakage power at technology and device level : application to a fully power aware SoC design by Edith Beigné (CEA)</a> |  |  | 277MB |
| 11 | <a href="#">Compact models for DSM by Christian Enz (EPFL)</a>   |  |  | 260MB |
| 12 | <a href="#">Statistical Static Timing Analysis and Optimization - François Thomas (Cadence)</a>  |  |  | 174MB |
| 13 | <a href="#">CMOS front-end design at millimetre wave frequencies - Alexandre Siligaris (CEA LETI)</a>  |  |  | 236MB |
| 14 | <a href="#">Analog design in scaled technologies - Andrea Baschirotto (University of Lecce)</a>  |  |  | 261MB |
| 15 | <a href="#">Design of ADC in advanced technologies - Andrea Baschirotto (University of Lecce)</a>  |  |  | 286MB |
| 16 | <a href="#">Design of analog filters in advanced technologies - Andrea Baschirotto (University of Lecce)</a>   |  |  | 251MB |
| 17 | <a href="#">Low power CMOS 65 and 45 nm industrial technologies - Thomas Skotnicki (STMicroelectronics)</a>  |  |  | 329MB |
| 18 | <a href="#">ESD and Latchup - Fabrice Blanc (ARM)</a>  |  |  | 270MB |
| 19 | <a href="#">DFT to meet Nanometer Test Challenges - Philippe Rossant (Synopsys)</a>  |  |  | 260MB |
| 20 | <a href="#">Ultra-low Voltage Analog Circuit Design - Christian Enz (CSEM SA, Neuchatel - EPFL, Lausanne)</a>  |  |  | 343MB |
| 21 | <a href="#">Advanced circuit design in emerging 2D &amp; 3D SOI technologies - Thierry Poiroux (CEA LETI)</a>  |  |  | 135MB |
| 22 | <a href="#">SOI and multiple gate transistors - Thierry Poiroux (CEA LETI)</a>   |  |  | 88MB  |
| 23 | <a href="#">Thermal issues in nanoscale VLSI devices and circuits - Nicolò Rinaldi (University of Naples)</a>  |  |  | 357MB |

©IMEC 2007 |  
Disclaimer

|    |   |   |   |       |
|----|---|---|---|-------|
| 24 | <a href="#">Statistical Memory Analysis for robust SRAM design - Paul Zuber, Petr Dobrovolny (imec)</a>   |  |  | 526MB |
| 25 | <a href="#">Metric Driven Verification - Hans Zander (Cadence)</a>  |  |  | 360MB |
| 26 | <a href="#">Assertion-based verification - Kawe Fatouhi (Cadence)</a>   |  |  | 1.4GB |
| 27 | <a href="#">A guided tour of the Interconnect road map from 90 nm down to 32 nm designs in the analog and digital domains - Roberto Suaya</a>                 |  |  | 242MB |
| 28 | <a href="#">Electrostatic discharge protection for DSM RF circuits - Dimitri Linten</a>   |  |  | 190MB |
| 29 | <a href="#">Fundamentals of digitally-assisted RF - Robert Staszewski</a>   |  |  | 249MB |
| 30 | <a href="#">SOC in 65 nm and below. Concepts, design, implementation and application - Fabien Clermidy, CEA-LETI</a>  |  |  | 247MB |
| 31 | <a href="#">Heterogeneous Design - Nicolas Delorme, Asygn</a>   |  |  | 235MB |
| 32 | <a href="#">Millimeter-wave Design in Silicon Technologies - Didier Belot (STMicroelectronics)</a>  |  |  | 261MB |
| 33 | <a href="#">CMOS Radio Wave Design for MM-Wave applications - Piet Wambacq</a>  |  |  | 260MB |
| 34 | <a href="#">Nonlinear distortion analysis in circuits and systems - Prof. dr. ir. Gerd Vandersteen – Dr. ir. Ludwig De Locht (Vrije Universiteit Brussel)</a> |  |  | 331MB |
| 35 | <a href="#">On-chip Passive Components and Deep Submicron RF IC Design - John R. Long (Delft University of Technology)</a>                                    |  |  | 244MB |
| 36 | <a href="#">Integrated LC oscillators - Pietro Andreani (EIT)</a>   |  |  | 235MB |

**LAB EXERCISES**

Analog Design in scaled technologies (A. Baschiroto – Univ. Milan-Bicocca, S. D’Amico - Univ. Salento)



Leakage physics and modeling (Wieslaw Kuzmicz - Warsaw University of Technology)



CMOS Physics using MASTAR (Thomas Skotnicki - STMicroelectronics)

