PowerSWIPE (Project no. 318529)

“POWER SoC With Integrated PassivEs”

Deliverable D3.5

“Report of Interposers Test”

Dissemination level: PP

Responsible Beneficiary
IPDIA

Due Date
31st August 2015

Submission Date
30th September 2015
### Summary

<table>
<thead>
<tr>
<th>No and name</th>
<th>D3.5 – Interposers Test</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Status</strong></td>
<td>Released Due Date 30-Sep-2015</td>
</tr>
<tr>
<td><strong>Author(s)</strong></td>
<td>Frederic Voiron</td>
</tr>
<tr>
<td><strong>Editor</strong></td>
<td>Frederic Voiron</td>
</tr>
<tr>
<td><strong>DoW</strong></td>
<td>Report of Interposer Test</td>
</tr>
<tr>
<td><strong>Dissemination Level</strong></td>
<td>PP – Programme Restricted (Only for other programme participants)</td>
</tr>
<tr>
<td><strong>Nature</strong></td>
<td>Report</td>
</tr>
</tbody>
</table>

### Document History

<table>
<thead>
<tr>
<th>V</th>
<th>Date</th>
<th>Author</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Draft</td>
<td>30-Sep-2015</td>
<td>FV</td>
<td>Draft</td>
</tr>
</tbody>
</table>
# 1. Table of Contents

1. Table of Contents .................................................................................................................................................. 3  
2. Publishable Summary ........................................................................................................................................... 4  
3. Introduction ......................................................................................................................................................... 4  
4. Work description ..................................................................................................................................................... 4  
   4.1 Parametric analysis of capacitor elements ........................................................................................................ 5  
      4.1.1 Forewords ..................................................................................................................................................... 5  
   4.2 Test structures and theoretical RLC extraction .................................................................................................. 6  
      4.1 Experimental RLC extraction .......................................................................................................................... 8  
         4.1.1 Forewords ................................................................................................................................................ 8  
         4.1.2 Characterization results for power swipe capacitive components ......................................................... 9  
   4.2 Wafer sorting ..................................................................................................................................................... 9  
      4.2.1 Wafer test infrastructure setup .................................................................................................................. 9  
      4.2.2 Wafer sorting results on proto and backup lots ....................................................................................... 10  
5. Conclusion ............................................................................................................................................................. Error! Bookmark not defined.
2. Publishable Summary

This deliverable corresponds to the work done along Power Swipe project for the implementation of characterization and testing techniques. Those techniques have been deployed on capacitive interposer silicon produced by IPDiA to:

A. Demonstrate good matching between the silicon interposers parametric behaviors and the initial specifications (capacitor RLC extraction across frequency range and interconnections parasitic extraction). Those measurements have been performed on a subset of samples as long as the repeatability of the electrical behavior is guaranteed by the PICS process.

B. Wafer sort the demonstration silicon and identify functional dies. Considering the limited number of dies available (active and passive) it was essential for the electrical demo to assemble only the functional occurrences.

3. Introduction

This deliverable corresponds to the work done along Power Swipe project for the implementation of characterization and testing techniques.

Although, the concept of capacitive interposer is relatively simple from a conceptual point of view (passive functions only), the control of the parasitic is essential for the final performance. In that perspective, special design techniques have been used for capacitor design (reported in deliverable 3.4) to:

- Reduce capacitors serial resistance (ESR) to limit losses in the input/output filters and limit voltage swing on the converter output,
- Increase capacitors Self Resonance Frequency beyond the converter working point to guarantee capacitive behavior/sufficient quality factor (or low dissipation factor).

To assess the performance of the capacitors at high frequency (up to 200MHz for ITV), RF measurements techniques based on power scattering have been used instead of conventional RLC-meter measurements. The benefits of this approach correspond to:

- Extraction of a frequency dependent model across wider frequency span (30kHz-5GHz in our case) where RLC meters are limited to few MHz,
- Network analysis enabling a physical model, whereas RLC-meters are usually limited to simplistic serial/parallel models topology.

Beyond the parametric characterization, wafer sorting of the produced silicon is also an essential step to identify the functional dies. Indeed, as samples quantities are limited (~<100 dies for each type for passives and actives), it is essential to prove that the silicon is functional prior assembly. For that purpose, test resources (specific probe cards and test programs) have been developed and implemented in the IPDIA test floor. They have been used to screen the initial interposer production and to initiate the yield improvements activity.

4. Work description
4.1 Parametric analysis of capacitor elements

4.1.1 Forewords

Real capacitors can be substituted by their equivalent circuit model shown in Fig.1a. However in practice when designing electronic circuits with capacitors, simpler capacitor equivalent circuit model is usually sufficient as shown in Fig.1b. In this model ESR accounts for both $R_p$ and $R_s$. Indeed, in application like T filter for DC converter input/output, global ESR represents the dissipative term which is much more important than $R_p$ and $R_s$ separately. Furthermore the nature of dielectric used in PICS (oxy-nitride) is yielding very low leakage and losses in the frequency range of interest giving negligible contribution of $R_p$ term.

![Fig. 1: Real capacitor equivalent circuit model (a) and its simplified version (b).](image)

At a self-resonance frequency SRF a capacitor has its minimum $|Z_c|$, which is equal to ESR (at $f_{res}$). For $f < f_{res}$, $|Z_c|$ is decreasing function of $f$, but for $f > f_{res}$, $|Z_c|$ increases as $f$ increases, Fig.2.

![Fig. 2. Real capacitor impedance magnitude versus frequency.](image)
4.2 **Test structures and theoretical RLC extraction**

For two-terminal passive electronic components measurements using a VNA (Vectorial Network Analyzer), three measurement techniques can be used: reflection (based on reflection coefficient S11 measurement), shunt-through (based on transmission coefficient S21 measurements) and series-through techniques (based on S21 measurements) as shown in Fig.3. Shunt-through technique is usually used for low-impedance passive which are of concern at the DCDC converter working frequency.

![Experimental setup to perform the shunt-through technique and its equivalent circuit model.](image)

Since it is impossible to perform full SOLT calibration on silicon devices (load cannot be processed), the accesses parasitic (corresponding to equivalent series impedance Z11s and equivalent conductance Y11p) should be extracted and subtracted from the capacitors measurement results using de-embedding technics.

In view of the technology stack, it is assumed that the terms Y11P1 and Y11P2 are corresponding to very low conductance in the frequency span of interest. Indeed the C_{p1} capacitor is estimated in the range of ~fF whereas the R_{p1} equivalent resistor is estimated >1GOhm. The impact of the corresponding impedance inserted in parallel with the DUT is therefore negligible. Same reasoning applied for the terms C_{p2} and R_{p2} corresponding to the second port.

Contrary, the serial terms Z11s1 and Z11s2 need to be carefully considered for the extraction of the DUT ESR/ESL. Indeed considering the technological stack and the physical sizing of the access, it is expected that the terms L_{s1}/L_{s2} are in the order of ~100 pH which is higher than the DUT ESL, and that the ESR is >50mOhm potentially significantly impacting the ESR and SRF determination. To separate the DUT true impedance from the serial accesses we use S parameter 2 ports measurements. Standard GSG ZProbes are used to contact the silicon. The parasitic induced by the
measurement chain from the VNA down to the tip of the GSG probes are de-embedded using standard SOLT calibration kit.
From a calculation point of view, the experimental [S] parameters box is transformed to [Z] parameters and DUT RLC is extracted from the terms Z12 according usual relations (T network equations):

\[ C = \frac{\text{imag}(Z[1,2])}{\omega} \]

\[ ESR = \text{real}(Z[1,2]) \]

\[ SRF = \frac{1}{(2 \pi \sqrt{ESL \cdot C})} \]

In the shunt-through configuration the accesses parasitic are embedded in the Z11 and Z22 terms that are not used for DUT parameter calculation (T network equation).

4.1 **Experimental RLC extraction**

4.1.1 Forewords

A simplistic RLC equivalent circuit for a capacitor does not reflect properly real capacitor behaviour across the frequency span. Indeed, additional parasitic paths/physical contributions are generating conjugate impedance that combine with the theoretical network. This results in apparent capacitance, resistance and inductances changing with respect to frequency.

A common practice for specification/components comparison is to communicate the magnitude of the capacitance at low frequency (i.e. stable and far away from the SRF), the ESR that is defined at the SRF (i.e. the complex impedance is zeroed at this point) and the SRF which defines the maximum frequency where the component still operate as a capacitor (beyond this frequency the capacitor becomes inductive) – an illustration of those parameters is presented on the figure 4.

![Fig.4: Representation of the impedance modulus (red) and capacitance extraction for a 100nF PICS capacitor.](image)
4.1.2 Characterization results for power swipe capacitive components

A multi project reticule has been developed, embedding the GSG test structures as described in section 4.1 combined with D1 and ITV passive interposer. All the capacitive flavours needed for D1 and ITV have been characterized as standalone components. Corresponding key electrical characteristics and comparison with spec is presented in table 1.

<table>
<thead>
<tr>
<th>Demo chip</th>
<th>Name</th>
<th>C(nF)</th>
<th>C spec. (+/-15%) (nF)</th>
<th>ESR (mOhm) Typ. @ SRF</th>
<th>ESR spec. max(mOhm)</th>
<th>SRF Typ. (MHz)</th>
<th>SRF spec. min (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1-LV</td>
<td>C_f</td>
<td>31</td>
<td>30</td>
<td>104</td>
<td>100</td>
<td>380</td>
<td>&gt;11</td>
</tr>
<tr>
<td>D1-LV</td>
<td>C_in_LV</td>
<td>571</td>
<td>665</td>
<td>37</td>
<td>50</td>
<td>100</td>
<td>&gt;11</td>
</tr>
<tr>
<td>D1-LV</td>
<td>C_out_LV</td>
<td>352</td>
<td>400</td>
<td>45</td>
<td>50</td>
<td>150</td>
<td>&gt;11</td>
</tr>
<tr>
<td>D1-LV</td>
<td>C_out_SC</td>
<td>245</td>
<td>260</td>
<td>30</td>
<td>90</td>
<td>130</td>
<td>&gt;11</td>
</tr>
<tr>
<td>D1-LV</td>
<td>C_in_ev</td>
<td>105</td>
<td>100</td>
<td>30</td>
<td>50</td>
<td>200</td>
<td>&gt;11</td>
</tr>
<tr>
<td>D1-HV</td>
<td>CHV_IN</td>
<td>211</td>
<td>200</td>
<td>48</td>
<td>100</td>
<td>190</td>
<td>&gt;11</td>
</tr>
<tr>
<td>D1-HV</td>
<td>CHV_Out</td>
<td>470</td>
<td>500</td>
<td>17</td>
<td>50</td>
<td>100</td>
<td>&gt;11</td>
</tr>
<tr>
<td>D1-HV</td>
<td>CHV_hs</td>
<td>29.2</td>
<td>20</td>
<td>67</td>
<td>200</td>
<td>250</td>
<td>&gt;11</td>
</tr>
<tr>
<td>D1-HV</td>
<td>CHV_ls</td>
<td>54.5</td>
<td>40</td>
<td>115</td>
<td>100</td>
<td>200</td>
<td>&gt;11</td>
</tr>
<tr>
<td>ITV2/D2</td>
<td>C_dec</td>
<td>11.3</td>
<td>10</td>
<td>147</td>
<td>200</td>
<td>700</td>
<td>&gt;200</td>
</tr>
<tr>
<td>ITV2/D2</td>
<td>C_out</td>
<td>16.4</td>
<td>16</td>
<td>108</td>
<td>140</td>
<td></td>
<td>&gt;200</td>
</tr>
<tr>
<td>ITV2/D2</td>
<td>C_in</td>
<td>32.7</td>
<td>33</td>
<td>59</td>
<td>80</td>
<td>350</td>
<td>&gt;200</td>
</tr>
</tbody>
</table>

Table1: List of capacitive components intended for D1 and ITV demonstrators. Greyed columns are corresponding to specification.

4.2 Wafer sorting

4.2.1 Wafer test infrastructure setup

The method described in the section 4.1 for capacitor parametric extraction cannot be used for wafer sorting. Indeed, as explained specific GSG pinning is required that is unsuitable for real chip design (space consuming and parasitic impact). Furthermore, VNAs need frequent calibration and are extremely slow in term of acquisition time: i.e. a few seconds are required per component.

For those reasons, a specific test setup has been built for each of the D1 and ITV design. This setup is implementing a specific probe card that corresponds to the real circuit pinning (see fig. 5) The probe card is embedded onto an SPEA production tester, that implements voltage/current source/meter as well as a precise time base.
A specific test program has been developed which is logging the following:

- Electrical continuity of the chains that are in closed loop on the capacitor interposer
- Isolation between adjacent chains
- Capacitance of isolated capacitors (when possible) or equivalent capacitance of a group of capacitance. The C measurement is performed in the time domain.
- Leakage of isolated capacitors (when possible) or equivalent capacitance of a group of capacitance.

4.2.2 Wafer sorting results on proto and backup lots

Test limits have been setup according normal process distribution within the range specified for each design (see Table 2).

<table>
<thead>
<tr>
<th>Demo chip</th>
<th>Name</th>
<th>C(nF) LSL</th>
<th>C(nF) USL</th>
<th>CLeak (nA) LSL</th>
<th>CLeak (nA) USL</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1-LV</td>
<td>Cf</td>
<td>27</td>
<td>33</td>
<td>0</td>
<td>100</td>
</tr>
<tr>
<td>D1-LV</td>
<td>Cin_LV</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>D1-LV</td>
<td>Cout_LV</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>D1-LV</td>
<td>Cout_SC</td>
<td>234</td>
<td>301</td>
<td>0</td>
<td>100</td>
</tr>
<tr>
<td>D1-LV</td>
<td>Cin_evr</td>
<td>104</td>
<td>114</td>
<td>0</td>
<td>100</td>
</tr>
<tr>
<td>D1-HV</td>
<td>CHV_IN</td>
<td>160 (group)</td>
<td>200 (group)</td>
<td>0</td>
<td>50</td>
</tr>
<tr>
<td>D1-HV</td>
<td>CHV_Out</td>
<td>22</td>
<td>32</td>
<td>0</td>
<td>50</td>
</tr>
<tr>
<td>D1-HV</td>
<td>CHV hs</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>D1-HV</td>
<td>CHV ls</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

*Table 2: Test limits used for D1 silicon passive testing*
No specific issues were observed on the chain continuity/isolation and capacitance values for any of the D1A or ITV designs. For those parameters, yield losses are mostly observed on the wafer edge close to the exclusion area.

On the low voltage capacitors (D1-LV), a large spread is observed on capacitor leakage parameter. The natural process spread exceeds the product specification. As a temporary containment, the test limit has been set to 100nA which corresponds to a typical limit observed for other products having similar capacitance in the same technology node – this should allow sufficient margins to safeguard reliability aspects (i.e. wear-out related to current circulation into the dielectric). However, this induces low electrical yield in the range of 35%.

The cause has been narrowed down to selective etching of the electrodes ending on the thin dielectric (problem does not impact HV stage that has a thicker dielectric). A corrective will be developed in case of transfer to production.

**5. Conclusions**

In the scope of the PowerSwipe project, characterization methods have been developed to evaluate the parametric performance of passive silicon. A characterization campaign has been conducted on prototype silicon and matching with functional requirements has been proven. Beside parametric test, an industrial test setup has been deployed to screen demonstration silicon and reduce risk of no functionality. A design to process sensitivity has been identified on D1-LV leakage and test limit have been adjusted to preserve sufficient electric yield and safeguard product endurance.