CORDIS
EU research results

CORDIS

English EN
ALL-OPTIcal signal processing on-Chip in hybrid III-V/ Si integrated platforms

ALL-OPTIcal signal processing on-Chip in hybrid III-V/ Si integrated platforms

Objective

The project will lay the foundations of an all-optical signal processing architecture on-chip. The cost, size, and energy requirements of the present electronic equipment that manages network data flows are rapidly reaching crisis point, accelerated by the exponential growth of the global Internet traffic. A promising solution lies in moving to all-optical technologies, where optical data are handled without conversion into electrical signals; this would allow the inherent speed of light and its high data-handling capacity to be fully exploited in the core of the network. The construction of the underlying nonlinear optical functions on-chip requires architectures and materials where the light matter interaction is critically enhanced. Ideally, this technology should be CMOS compatible for ensuring the photonic-electronic convergence, with direct implication on the development of optical interconnects for microelectronics. While silicon photonics has led to various optical nonlinear functions on-chip, the choice of the material, silicon, and the standard waveguide geometry intrinsically constrain the power consumption, the size and the rapidity of the resulting devices. This project will develop new solutions based on III-V/ Si hybrid integration and dispersion engineered slow light photonic crystals, where light matter interaction is promoted. Complementarily, these hybrid III-V/ Si platforms will exploit the respective advantages of silicon, for transferring optical signals with low loss, and III-V, where the magnitude and the nature of the (strong or fast) nonlinearities can be engineered through the alloy composition. The objectives of this project will be (1) the creation of low power and compact optical functions for regenerating and routing high-speed optical signals and (2) more fundamental science with the exploration of active slow light devices and on-chip temporal pulse compression that will prepare the groundwork for future research programs.
Leaflet | Map data © OpenStreetMap contributors, Credit: EC-GISCO, © EuroGeographics for the administrative boundaries

Coordinator

ECOLE CENTRALE DE LYON

Address

Avenue Guy De Collongue 36
69134 Ecully

France

Activity type

Higher or Secondary Education Establishments

EU Contribution

€ 100 000

Administrative Contact

Bénédicte Martin (Dr.)

Project information

Grant agreement ID: 304005

Status

Closed project

  • Start date

    1 March 2012

  • End date

    22 June 2016

Funded under:

FP7-PEOPLE

  • Overall budget:

    € 100 000

  • EU contribution

    € 100 000

Coordinated by:

ECOLE CENTRALE DE LYON

France