Skip to main content
DeutschDE
European Commission logo print header

Architecture Paradigms and Programming Languages for Efficient programming of multiple CORES

Projektbeschreibung


Computing Systems

Apple-CORE will develop compilers, operating systems and execution platforms to support and evaluate a novel architecture paradigm that can exploit many-core chips to the end of silicon. It adopts a systematic model of concurrency implemented as instructions in the processors' ISA (developed in the EU FP6 AETHER project). This has enormous potential but is disruptive, as this paradigm shift requires a new infrastructure of tools. The benefits are large, however, as compilers need only capture concurrency in a virtual way rather than capturing, mapping and scheduling it. This separates the concerns of programming and concurrency engineering and opens the door for successful parallelising compilers. Mapping and scheduling is performed dynamically by implementations of the concurrency control instructions in the processors ISA. Another advantage of this approach is its binary compatibility. This means backward compatibility over a base ISA and forward compatibility as compiled code is executable on an arbitrary numbers of processors. Ths compatibility also enables dynamic resource mapping to binary programs from a pool of processors. Particular benefits can be expected for data-parallel and functional programming languages as they expose concurrency in a way that can easily be captured by a compiler. As well as computational benefit the ISA supports the management of partial failure, which provides support for reliable systems. Finally, this approach exposes information about the work to be executed on each processor and how much can be executed at any given time. This information can provide powerful mechanisms for the management of power by load balancing processors based on clock/ frequency scaling. The objective of developing this infrastructure is to evaluate the model and provide opportunities to exploit the results of this research in a variety of markets, including embedded and commodity processors, and also high-performance applications.

Wissenschaftliches Gebiet

Programm/Programme

Thema/Themen

Aufforderung zur Vorschlagseinreichung

FP7-ICT-2007-1
Andere Projekte für diesen Aufruf anzeigen

Finanzierungsplan

CP - Collaborative project (generic)

Koordinator

UNIVERSITEIT VAN AMSTERDAM
EU-Beitrag
€ 905 572,00
Adresse
SPUI 21
1012WX Amsterdam
Niederlande

Auf der Karte ansehen
Region
West-Nederland Noord-Holland Groot-Amsterdam
Aktivitätstyp
Higher or Secondary Education Establishments
Kontakt Verwaltung
Christopher Roger Jesshope (Prof.)
Links
Gesamtkosten
Keine Daten

Beteiligte (5)

Diese Seite teilen

Herunterladen

Letzte Aktualisierung: 16 Juli 2019

Mein Booklet

Permalink: https://cordis.europa.eu/project/id/215216/de

European Union, 2024