CORDIS
EU research results

CORDIS

English EN
Robust and Efficient Approaches to Evaluating Side Channel and Fault Attack Resilience

Robust and Efficient Approaches to Evaluating Side Channel and Fault Attack Resilience

Objective

Implementing cryptography on embedded devices is an ongoing challenge: every year new implementation flaws are discovered and new attack paths are being used by real life adversaries. Whilst cryptography can guarantee many security properties, it crucially depends on the ability to keep the used keys secret even in face of determined adversaries.
Over the last two decades a new type of adversary has emerged, able to obtain, from the cryptographic implementation, side channel leakage such as recording of response times, power or EM signals, etc. To account for such adversaries, sophisticated security certification and evaluation methods (Common Criteria, EMVCo, FIPS…) have been established to give users assurance that security claims have withstood independent evaluation and testing. Recently the reliability of these evaluations has come into the spotlight: the Taiwanese citizen card proved to be insecure, and Snowden’s revelations about NSA's tampering with FIPS standards eroded public confidence.
REASSURE will (1) improve the efficiency and quality of all aspects of certification using a novel, structured detect-map-exploit approach that will also improve the comparability of independently conducted evaluations, (2) cater for emerging areas such as the IoT by automating leakage assessment practices in order to allow resistance assessment without immediate access to a testing lab, (3) deliver tools to stakeholders, such as reference data sets and an open-source leakage simulator based on instruction-level profiles for a processor relevant for the IoT, (4) improve existing standards by actively pushing the novel results to standardization bodies.
REASSURE's consortium is ideal to tackle such ambitious tasks. It features two major circuits manufacturers (NXP, MORPHO), a highly respected side channel testing lab (Riscure), an engaged governmental representative (ANSSI), and two of the most prominent research institutions in this field (UCL, University of Bristol).

Coordinator

UNIVERSITE CATHOLIQUE DE LOUVAIN

Address

Place De L Universite 1
1348 Louvain La Neuve

Belgium

Activity type

Higher or Secondary Education Establishments

EU Contribution

€ 887 215

Participants (6)

Sort alphabetically

Sort by EU Contribution

Expand all

UNIVERSITY OF BRISTOL

United Kingdom

EU Contribution

€ 550 070

RISCURE BV

Netherlands

EU Contribution

€ 674 976,25

SECRETARIAT GENERAL DE LA DEFENSE ET DE LA SECURITE NATIONALE

France

EU Contribution

€ 41 250

IDEMIA IDENTITY & SECURITY FRANCE

France

EU Contribution

€ 156 910

NXP SEMICONDUCTORS GERMANY GMBH

Germany

EU Contribution

€ 671 780

IDEMIA FRANCE

France

EU Contribution

€ 496 546,25

Project information

Grant agreement ID: 731591

Status

Ongoing project

  • Start date

    1 January 2017

  • End date

    31 December 2019

Funded under:

H2020-EU.3.7.

H2020-EU.2.1.1.

  • Overall budget:

    € 3 528 635

  • EU contribution

    € 3 478 747,50

Coordinated by:

UNIVERSITE CATHOLIQUE DE LOUVAIN

Belgium