Skip to main content

High-performance embedded architectures and compilers

Objective

HiPEAC addresses the design and implementation of high-performance commodity computing devices in the 10+ year horizon, covering the processor design, the optimising compiler infrastructure, and the evaluation of upcoming applications made possible by the increased computing power of future devices. The objectives of HiPEAC are to ensure the visibility of European institutions in the high performance embedded marked, and to promote the integration of research efforts in a common direction. Visibility will be achieved through dissemination of our work under a common HiPEAC label that will raise the awareness of our coordinated research effort. Integration will be achieved through a set of coordinated actions targeted at building a strong community of researchers, and the adherence to a commonly agreed research roadmap that will be strongly influenced by European industry and leading worldwide research institutions.

HiPEAC will also provide the means for easy collaboration among members, and rapid dissemination of knowledge among the community, as well as strengthening the relationships between academia and European industry. HiPEAC brings together the leading European experts in computer architecture, coordinating -for the first time- their research effort. HiPEAC will build up European strength by spreading knowledge and expertise to engineers and students, and by transferring this expertise to industry, with the goal of making Europe the worldwide leader in high-performance embedded processor architectures.

The end target is to create a virtual centre of excellence in high-performance compilers and architectures for embedded processors. This centre will gather the world's largest critical mass of researchers, generate world-leading results in embedded architectures, and offer the best discussion forums on our topics of influence, becoming a focal point in the fields of computer architecture and optimizing compilers at the maximum level.

Funding Scheme

NoE - Network of Excellence
Leaflet | Map data © OpenStreetMap contributors, Credit: EC-GISCO, © EuroGeographics for the administrative boundaries

Coordinator

UNIVERSITAT POLITECNICA DE CATALUNYA
Address
Jordi Girona 31
08034 Barcelona
Spain

Participants (13)

ARM LIMITED
United Kingdom
Address
110 Fulbourn Road
CB1 9NJ Cambridge
CHALMERS TEKNISKA HOEGSKOLA AB
Sweden
Address
-
41296 Goeteborg
FOUNDATION FOR RESEARCH AND TECHNOLOGY HELLAS
Greece
Address
N Plastira Str 100
70013 Heraklion
IBM ISRAEL - SCIENCE AND TECHNOLOGY LTD
Israel
Address
94 Derech Em-hamoshavot
49527 Petach Tikva
INFINEON TECHNOLOGIES AG
Germany
Address
Am Campeon 1-12
85579 Neubiberg
INSTITUT NATIONAL DE RECHERCHE EN INFORMATIQUE ET EN AUTOMATIQUE
France
Address
Domaine De Voluceau
78153 Le Chesnay Cedex
INSTITUT NATIONALE DE LA RECHERCHE AGRONOMIQUE INRA
France
Address
Rue De L'universite 147
75338 Paris Cedex 16
STMICROELECTRONICS SRL
Italy
Address
Via Olivetti 2
20041 Agrate Brianza
TECHNISCHE UNIVERSITEIT DELFT
Netherlands
Address
Stevinweg 1
2628 CN Delft
THE UNIVERSITY OF EDINBURGH
United Kingdom
Address
Old College, South Bridge
EH8 9YL Edinburgh
UNIVERSITA DI PISA
Italy
Address
Lungamo Pacinotti 43/44
56126 Pisa
UNIVERSITAET AUGSBURG
Germany
Address
Universitaetsstrasse 2
86159 Augsburg
UNIVERSITEIT GENT
Belgium
Address
Sint Pietersnieuwstraat 25
9000 Gent