Skip to main content
European Commission logo
English English
CORDIS - EU research results
CORDIS
CORDIS Web 30th anniversary CORDIS Web 30th anniversary
Content archived on 2024-06-18

Parallel Patterns for Adaptive Heterogeneous Multicore Systems

Project description

Computing Systems
Software to speed up multi-core systems with lower energy consumption

A revolution is happening in computer hardware. After three decades during which microprocessor speeds increased almost 4000 times, we are starting to hit long-predicted physical limits on the speed of a single processor. Recent computers instead use two, four or even twelve processor cores working together ``in parallel'', giving peak performance that is equivalent to a 5GHz, 10GHz or even 30GHz single processor, but at a fraction of the projected energy usage. There have even been experimental 48-core ``single cloud computer'' chips giving peak performance that would exceed that of a 100GHz single processor. The effective exploitation of such high performance is essential to support modern demands for computing power in the home, in industry and in the economy at large. Combining this with low energy usage is crucial if the performance is to be delivered at a reasonable financial and environmental cost.
Future designs will harness even greater numbers of processor cores, perhaps in the thousands or millions, and perhaps with widely varying speeds and capabilities. These will be combined with advanced graphics processor units and other specialist units to give further performance and energy gains. In this way we will be able to meet society's future needs for computing power.
While there are already significant challenges in building computers, such as those described above, from heterogeneous processor and other computing units, there are even greater challenges in building parallel software that can use them effectively. In order to do this, we must produce software that is easy to write but that still allows the hardware to be used effectively.
The key innovation of the ParaPhrase project is exactly to produce such software that is easy to write using the hardware more effectively with the goal of speeding up processing by at least one order of magnitude over sequential execution on real near-term multicore architectures for the use cases and systems that will be considered in the project.
ParaPhrase will build on a (multi-level) model of parallelism, where implementations of parallel programs are expressed in terms of interacting components. By expressing parallelism in terms of high-level parallel patterns that have alternative parallel implementations, we will be able to redeploy/refactor parallel components to dynamically match the available hardware resources.
One large scale company (MELLANOX), one SME (ERLANG SOLUTIONS) and an Austrian software competence centre (SCCH) with strong links to industry will exploit the project results in a commercial context. ParaPhrase will strengthen their respective market position and competitiveness and give a manifold return on investment. The six academic partners will use the gained knowledge to enrich their teaching activities and to reinforce their prestige in the scientific community. European citizens will benefit from less power-consuming computers.

Call for proposal

FP7-ICT-2011-7
See other projects for this call

Coordinator

THE UNIVERSITY COURT OF THE UNIVERSITY OF ST ANDREWS
EU contribution
€ 580 698,00
Address
NORTH STREET 66 COLLEGE GATE
KY16 9AJ St Andrews
United Kingdom

See on map

Region
Scotland Eastern Scotland Clackmannanshire and Fife
Activity type
Higher or Secondary Education Establishments
Administrative Contact
Trish Starrs (Ms.)
Links
Total cost
No data

Participants (12)