Verification of Microelectronics Systems Using Logic Compiler Technology

Objective

This project is a trial application of a new technology for Formal Verification of systems design, called Logic Compiler Technology, applicable both for hardware and software systems. The new technology is able to verify in a mathematical sense the correctness of a design according to its specification, thus reducing dramatically the time and the costs for system validation. The trial will focus on a safety critical microelectronics application development raising the key issues to be addressed during a typical formal verification process: the automatic elaboration of design and specification descriptions, the costs/benefits ratio including time-to-market, assessments of this design method by certification authorities. The expected positive result will help to promote the broader use of formal method in the area of microelectronics.

Work description:
WP1 Project management (CA, NSL, FZI, UoK, INRS)
WP2 Formal and informal specification phase (CA, FZI, UoK, INRS)Definition and formalisation of the system specification using both traditional and formal methods
WP3 Formal and informal design phase (UoK, CA, FZI, INRS)Design of hardware/software of the SIOD using both traditional and formal methods.
WP4 Comparative assessment and evaluation (INRS, CA,NSL, FZI, UoK)Verification using both traditional and formal verification methods derived from
WP3. It includes the cost/benefit analysis necessary to evaluate the technology with respect to their actual benefits.
WP5 Dissemination and exploitation (FZI, CA, NSL, UoK, INRS) Summarises the proposed actions for dissemination of the result of the project and use plan for the technology provider (NSL) and the end-user (CA)

Milestones:
End M4. Formal and informal specification phases: specification and costs analysis reports
End M7. Formal and informal design phases: design and costs analysis reports
End M11. Verification phases and comparative case study: verification and comparative assessment and evaluation reports
End M12. Dissemination report and use plan

Programme(s)

• FP5-IST - Programme for research, technological development and demonstration on a "User-friendly information society, 1998-2002"

Topic(s)

• 2000-4.8.6 - Microelectronics design and test - take-up measures

Funding Scheme

ACM - Preparatory, accompanying and support measures

Coordinator

CROUZET AUTOMATISMES

Address

Rue Du Docteur Abel 2
26000 Valence
France

Participants (4)

FORSCHUNGSZENTRUM INFORMATIK AN DER UNIVERSITAET KARLSRUHE

Germany

Address

Haid-und-neu-strasse 10-14
76131 Karlsruhe

INSTITUT NATIONAL DE RECHERCHE ET DE SECURITE

France

Address

30 Rue Olivier Noyer
75680 Paris 14

NON STANDARD LOGICS LIMITED

United Kingdom

Address

200 West End Lane
NW6 1SG West Hampstead (London)

UNIVERSITAET KARLSRUHE - INSTITUT FUER ANGEWANDTE MATHEMATIK

Germany

Address

Kaiserstrasse 12
76128 Karlsruhe