Skip to main content

Engineered two-dimensional hetero-architectures for nanoelectronics