Skip to main content
Ir a la página de inicio de la Comisión Europea (se abrirá en una nueva ventana)
español es
CORDIS - Resultados de investigaciones de la UE
CORDIS
Contenido archivado el 2024-04-15

Advanced Interconnect for VLSI

Objetivo

The objective of this project was to develop high density interconnect compatible with one micron MOS and bipolar VLSI technologies. This technology was to feature four levels of low resistivity metal interconnect with high electromigration resistance andstable, low-resistance contacts to the underlying silicon circuit.
The objective of this project was to develop high density interconnect compatible with one micron metal oxide semiconductor (MOS) and bipolar very large scale integration (VLSI) technologies. This technology was to feature 4 levels of low resistivity metal interconnect with high electromigration resistance and stable, low resistance contacts to the underlying silicon circuit. The project achieved its overall objectives and demonstrated several advanced new techniques. The main milestones of the programme were:
demonstration of 3-layer metal at 5 micron pitch;
demonstration of 4-layer metal at 3 micron pitch.
The first main milestone was reached and several variants of the developed structures for nonnested vias and pillars were evaluated by means of the final test mask.
The fabrication of 100 per cent filled small vias with aluminium alloys was eventually demonstrated. Work on contact systems and tests on the reliability of polyamide and nitride produced very good results.
The project achieved its overall objectives and demonstrated several advanced new techniques.
The main milestones of the programme were:
-demonstration of 3layer metal at 5micron pitch (September1986)
-demonstration of 4-layer metal at 3micron pitch (March1987).
The first main milestone was reached on time and several variants of the developed structures for non-nested vias and pillars were evaluated by means of the final test mask towards the final milestone.
A major technical difficulty was encountered while setting up the final process. Although good progress had been made with optimised aluminium for step coverage, it was discovered that these conditions did not fill small holes such as contacts and vias. The work was therefore restructured and new sub-tasks added in order to reach the final milestone. The fabrication of 100% filled small vias with Al alloys was eventually demonstrated following close collaboration with advanced equipment manufacturers.Work on contact systems and tests on the reliability of polyimide and nitride also produced very good results.
Exploitation
All the partners make use of the developed interconnect results in their CMOS or bipolar processes. Plessey, notably, has transferred the 3layer metallisation scheme developed to its CMOS process.

Ámbito científico (EuroSciVoc)

CORDIS clasifica los proyectos con EuroSciVoc, una taxonomía plurilingüe de ámbitos científicos, mediante un proceso semiautomático basado en técnicas de procesamiento del lenguaje natural. Véas: El vocabulario científico europeo..

Para utilizar esta función, debe iniciar sesión o registrarse

Programa(s)

Programas de financiación plurianuales que definen las prioridades de la UE en materia de investigación e innovación.

Tema(s)

Las convocatorias de propuestas se dividen en temas. Un tema define una materia o área específica para la que los solicitantes pueden presentar propuestas. La descripción de un tema comprende su alcance específico y la repercusión prevista del proyecto financiado.

Datos no disponibles

Convocatoria de propuestas

Procedimiento para invitar a los solicitantes a presentar propuestas de proyectos con el objetivo de obtener financiación de la UE.

Datos no disponibles

Régimen de financiación

Régimen de financiación (o «Tipo de acción») dentro de un programa con características comunes. Especifica: el alcance de lo que se financia; el porcentaje de reembolso; los criterios específicos de evaluación para optar a la financiación; y el uso de formas simplificadas de costes como los importes a tanto alzado.

Datos no disponibles

Coordinador

GEC Plessey Semiconductors plc
Aportación de la UE
Sin datos
Dirección
Caswell
NN12 8EQ Towcester
Reino Unido

Ver en el mapa

Coste total

Los costes totales en que ha incurrido esta organización para participar en el proyecto, incluidos los costes directos e indirectos. Este importe es un subconjunto del presupuesto total del proyecto.

Sin datos

Participantes (3)

Mi folleto 0 0