Skip to main content
Ir a la página de inicio de la Comisión Europea (se abrirá en una nueva ventana)
español es
CORDIS - Resultados de investigaciones de la UE
CORDIS
Contenido archivado el 2024-05-14

Low power and cost DSP subsystems for portable products

CORDIS proporciona enlaces a los documentos públicos y las publicaciones de los proyectos de los programas marco HORIZONTE.

Los enlaces a los documentos y las publicaciones de los proyectos del Séptimo Programa Marco, así como los enlaces a algunos tipos de resultados específicos, como conjuntos de datos y «software», se obtienen dinámicamente de OpenAIRE .

Resultados aprovechables

Mistral 2 is a high-level synthesis tool for digital signal processing (DSP) applications, enhanced for low-power designs. It helps designers determine the optimal trade-off between power, area and speed, reducing design times while allowing increased design optimization. Mistral 2 is embedded in DSP Station, an overall commercial DSP design environment supporting all complete front-end design steps including specification, analysis, optimization and architecture-synthesis. Starting from a behavioural description, Mistral 2 allows design of an architecture for an algorithm or class of related algorithms, together with the code that executes the algorithm. The tool synthesises the design using a library of architecture-level building blocks. This library includes blocks designed specifically for low power and the designer can add custom modules. Mistral 2 generates analysis views, used by the designer along with design parameter estimations of area, speed and power consumption for the target application specific integrated circuit (ASIC) library, to gauge trade-offs. Specific optimizations have been included, which also help designers achieve low power, while new transformations can be invoked which provide more flexibility in trade-off decisions. The tool automatically generates a standard architecture description (very high speed integrated circuit hardware description language, VHDL, or Verilog), which can be implemented by conventional logic synthesis.

Buscando datos de OpenAIRE...

Se ha producido un error en la búsqueda de datos de OpenAIRE

No hay resultados disponibles

Mi folleto 0 0