Skip to main content
European Commission logo print header

DEEP Extended Reach

Description du projet


Exa-scale computing platforms, software and applications

The proposed project DEEP-ER (DEEP-Extended Reach) addresses two significant Exascale challenges: the growing gap between I/O bandwidth and compute speed, and the need to significantly improve system resiliency. DEEP-ER will extend the Cluster-Booster architecture of the Dynamical Exascale Entry Platform (DEEP) project by a highly scalable I/O system and will implement an efficient mechanism to recover application tasks that fail due to hardware errors. The project will leverage new memory technology to provide increased performance and power efficiency. As a result, I/O parts of HPC codes will run faster and scale up better HPC applications will be able to profit from checkpointing and task restart on large systems reducing overhead seen today. Systems that use the DEEP-ER results can run more applications increasing scientific throughput, and the loss of computational work through system failures will be substantially reduced.
DEEP-ER will build a prototype with the second generation Intel® Xeon Phi processor, a uniform high-speed interconnect across Cluster and Booster, non-volatile memory on the compute nodes, and network attached memory providing high-speed shared memory access. A highly scalable and efficient I/O system based on the BeeGFS file system from Fraunhofer-ITWM will support I/O intensive applications, using optimised I/O middleware SIONlib and E10. A multi-level checkpoint scheme will exploit scalable I/O and fast, non-volatile memory close to the nodes to reduce the overhead of saving state for long-running tasks. The OmpSs based DEEP programming model will govern the creation of checkpoints and restart failed tasks from the beginning or recover saved state depending on their granularity.
Seven important HPC applications will be optimised demonstrating the usability, performance and resiliency of the DEEP-ER Prototype. The applications come from different scientific and engineering areas and represent requirements of simulation-based and data-intensive HPC codes.

Appel à propositions

FP7-ICT-2013-10
Voir d’autres projets de cet appel

æ

Coordinateur

FORSCHUNGSZENTRUM JULICH GMBH
Adresse
Wilhelm johnen strasse
52428 Julich
Allemagne

Voir sur la carte

Région
Nordrhein-Westfalen Köln Düren
Type d’activité
Research Organisations
Contact administratif
Estela Suarez (Dr.)
Liens
Contribution de l’UE
Aucune donnée

Participants (16)