Descrizione del progetto
Exa-scale computing platforms, software and applications
The proposed project DEEP-ER (DEEP-Extended Reach) addresses two significant Exascale challenges: the growing gap between I/O bandwidth and compute speed, and the need to significantly improve system resiliency. DEEP-ER will extend the Cluster-Booster architecture of the Dynamical Exascale Entry Platform (DEEP) project by a highly scalable I/O system and will implement an efficient mechanism to recover application tasks that fail due to hardware errors. The project will leverage new memory technology to provide increased performance and power efficiency. As a result, I/O parts of HPC codes will run faster and scale up better HPC applications will be able to profit from checkpointing and task restart on large systems reducing overhead seen today. Systems that use the DEEP-ER results can run more applications increasing scientific throughput, and the loss of computational work through system failures will be substantially reduced.
DEEP-ER will build a prototype with the second generation Intel® Xeon Phi processor, a uniform high-speed interconnect across Cluster and Booster, non-volatile memory on the compute nodes, and network attached memory providing high-speed shared memory access. A highly scalable and efficient I/O system based on the BeeGFS file system from Fraunhofer-ITWM will support I/O intensive applications, using optimised I/O middleware SIONlib and E10. A multi-level checkpoint scheme will exploit scalable I/O and fast, non-volatile memory close to the nodes to reduce the overhead of saving state for long-running tasks. The OmpSs based DEEP programming model will govern the creation of checkpoints and restart failed tasks from the beginning or recover saved state depending on their granularity.
Seven important HPC applications will be optimised demonstrating the usability, performance and resiliency of the DEEP-ER Prototype. The applications come from different scientific and engineering areas and represent requirements of simulation-based and data-intensive HPC codes.
Invito a presentare proposte
FP7-ICT-2013-10
Vedi altri progetti per questo bando
Meccanismo di finanziamento
CP - Collaborative project (generic)Coordinatore
52428 Julich
Germania
Mostra sulla mappa
Partecipanti (16)
3000 Leuven
Mostra sulla mappa
Partecipazione conclusa
85622 FELDKIRCHEN
Mostra sulla mappa
80539 Munchen
Mostra sulla mappa
69117 Heidelberg
Mostra sulla mappa
80686 Munchen
Mostra sulla mappa
93053 Regensburg
Mostra sulla mappa
85579 Neubiberg
Mostra sulla mappa
08034 Barcelona
Mostra sulla mappa
78153 Le Chesnay Cedex
Mostra sulla mappa
33020 Amaro
Mostra sulla mappa
40033 Casalecchio Di Reno Bo
Mostra sulla mappa
7991PD DWINGELOO
Mostra sulla mappa
PO9 1SA Havant
Mostra sulla mappa
81679 Munchen
Mostra sulla mappa
28020 Madrid
Mostra sulla mappa
38057 Pergine Valsugana Trento
Mostra sulla mappa