Integrated Modelling, Fault Management, Verification and Reliable Design Environment for Cyber-Physical Systems

Autori: Thiago Copetti, Guilherme Medeiros, Leticia Bolzani Poehls, Fabian Vargas, Sergei Kostin, Maksim Jenihhin, Jaan Raik, Raimund Ubar
Pubblicato in: 2016 17th Latin-American Test Symposium (LATS), 2016, Pagina/e 75-80, ISBN 978-1-5090-1331-9
Editore: IEEE
DOI: 10.1109/LATW.2016.7483343

A Synthesis-Agnostic Behavioral Fault Model for High Gate-Level Fault Coverage

Autori: Anton Karputkin, Jaan Raik
Pubblicato in: Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2016, Pagina/e 1124-1127, ISBN 978-3-9815370-7-9
Editore: Research Publishing Services
DOI: 10.3850/9783981537079_0260

Counterexample-guided diagnosis

Autori: Heinz Riener, Goerschwin Fey
Pubblicato in: 2016 1st IEEE International Verification and Security Workshop (IVSW), 2016, Pagina/e 1-6, ISBN 978-1-5090-1141-4
Editore: IEEE
DOI: 10.1109/IVSW.2016.7566605

Applying IJTAG-compatible embedded instruments for lifetime enhancement of analog front-ends of cyber-physical systems

Autori: Hans G. Kerkhoff, Ghazanfar Ali, Jinbo Wan, Ahmed Ibrahim, Jerrin Pathrose
Pubblicato in: 2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), 2017, Pagina/e 1-6, ISBN 978-1-5386-2880-5
Editore: IEEE
DOI: 10.1109/VLSI-SoC.2017.8203464

An automotive MP-SoC featuring an advanced embedded instrument infrastructure for high dependability

Autori: Hans G. Kerkhoff, Ghazanfar Ali, Hassan Ebrahimi, Ahmed Ibrahim
Pubblicato in: 2017 International Test Conference in Asia (ITC-Asia), 2017, Pagina/e 65-70, ISBN 978-1-5386-3051-8
Editore: IEEE
DOI: 10.1109/ITC-ASIA.2017.8097113

A dependable AMR sensor system for automotive applications

Autori: Andreina Zambrano, Hans G. Kerkhoff
Pubblicato in: 2017 International Test Conference in Asia (ITC-Asia), 2017, Pagina/e 59-64, ISBN 978-1-5386-3051-8
Editore: IEEE
DOI: 10.1109/ITC-ASIA.2017.8097112

Structured scan patterns retargeting for dynamic instruments access

Autori: Ahmed Ibrahim, Hans G. Kerkhoff
Pubblicato in: 2017 IEEE 35th VLSI Test Symposium (VTS), 2017, Pagina/e 1-6, ISBN 978-1-5090-4482-5
Editore: IEEE
DOI: 10.1109/VTS.2017.7928955

A cost-efficient dependability management framework for self-aware system-on-chips based on IEEE 1687

Autori: Ahmed Ibrahim, Hans G. Kerkhoff
Pubblicato in: 2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS), 2017, Pagina/e 1-2, ISBN 978-1-5386-0352-9
Editore: IEEE
DOI: 10.1109/IOLTS.2017.8046166

Multi-fragment Markov model guided online test generation for MPSoC

Autori: Vain, Jüri; Tsiopoulos, Leonidas; Kharchenko, Vyacheslav; Kaur, Apneet; Jenihhin, Maksim; Raik, Jaan
Pubblicato in: 2017
Editore: ICT in Education, Research and Industrial Applications

High-level test generation for processing elements in many-core systems

Autori: Adeboye Stephen Oyeniran, Raimund Ubar, Siavoosh Payandeh Azad, Jaan Raik
Pubblicato in: 2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2017, Pagina/e 1-8, ISBN 978-1-5386-3344-1
Editore: IEEE
DOI: 10.1109/ReCoSoC.2017.8016156

Fault-resilient NoC router with transparent resource allocation

Autori: Tsotne Putkaradze, Siavoosh Payandeh Azad, Behrad Niazmand, Jaan Raik, Gert Jervan
Pubblicato in: 2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2017, Pagina/e 1-8, ISBN 978-1-5386-3344-1
Editore: IEEE
DOI: 10.1109/ReCoSoC.2017.8016161

Run-time reconfigurable instruments for advanced board-level testing

Autori: Igor Aleksejev, Artur Jutman, Sergei Devadze
Pubblicato in: 2016 IEEE AUTOTESTCON, 2016, Pagina/e 1-8, ISBN 978-1-5090-0790-5
Editore: IEEE
DOI: 10.1109/AUTEST.2016.7589627

Embedded instrumentation toolbox for screening marginal defects and outliers for production

Autori: Sergei Odintsov, Artur Jutman, Sergei Devadze, Igor Aleksejev
Pubblicato in: 2017 IEEE AUTOTESTCON, 2017, Pagina/e 1-9, ISBN 978-1-5090-4922-6
Editore: IEEE
DOI: 10.1109/AUTEST.2017.8080516

Marginal PCB assembly defect detection on DDR3/4 memory bus

Autori: Sergei Odintsov, Artur Jutman, Sergei Devadze
Pubblicato in: 2017 IEEE International Test Conference (ITC), 2017, Pagina/e 1-10, ISBN 978-1-5386-3413-4
Editore: IEEE
DOI: 10.1109/TEST.2017.8242070

Synthesis of Admissible Shield

Autori: Laura Humphrey, Bettina Könighofer, Robert Könighofer, Ufuk Topcu
Pubblicato in: 2017, Pagina/e 134-151
Editore: Springer International Publishing
DOI: 10.1007/978-3-319-49052-6_9

Towards Making Fault Injection on Abstract Models a More Accurate Tool for Predicting RT-Level Effects

Autori: Tino Flenker, Jan Malburg, Gorschwin Fey, Serhiy Avramenko, Massimo Violante, Matteo Sonza Reorda
Pubblicato in: 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2017, Pagina/e 533-538, ISBN 978-1-5090-6762-6
Editore: IEEE
DOI: 10.1109/ISVLSI.2017.99

Formal Verification of Masked Hardware Implementations in the Presence of Glitches

Autori: Roderick Bloem, Hannes Gross, Rinat Iusupov, Bettina Konighofer, Stefan Mangard, and Johannes Winter
Pubblicato in: 2018
Editore: EUROCRYPT

Intermittent Resistance Fault Detection at Board Level

Autori: H. Ebrahimi and H.G. Kerkhoff
Pubblicato in: 2018
Editore: DDECS

On-Chip Lifetime Prediction for Dependable Many-Processor SoCs based on Slack-Delay and IDDX Data Fusion

Autori: G. Ali, J. Pathrose, Y. Zhao and H.G. Kerkhoff
Pubblicato in: 2018
Editore: submitted to International Test Conference Asia (ITC-Asia)

IJTAG Compatible Analogue Embedded Instruments for MPSoC Life-time Prediction

Autori: J.Pathrose, G.Ali, and H. G. Kerkhoff
Pubblicato in: 2018
Editore: 2018 19th IEEE Latin American Test Symposium (LATS)

Mining Latency Guarantees for RTL Designs

Autori: Malburg, Jan and Riener, Heinz and Fey, Görschwin
Pubblicato in: 2018
Editore: IEEE International Symposium on Multiple-Valued Logic

SMT-Based CPS Parameter Synthesis

Autori: Heinz Riener, Robert Könighofer, Görschwin Fey, and Roderick Bloem (DLR, TU Graz)
Pubblicato in: Applied Verification for Continuous and Hybrid Systems, 2016
Editore: ARCH'16

Synchronization, Calibration and Triggering of IEEE 1687 Embedded Instruments

Autori: A. Jutman, S. Devadze, K. Shibin (Testonica Lab)
Pubblicato in: 2016, Pagina/e 1-6
Editore: WRTLT’2016

Accessing on-chip temperature health monitors using the IEEE 1687 standard

Autori: Ali, G. and Badawy, A. and Kerkhoff, H.G. (U.Twente)
Pubblicato in: 2016, Pagina/e 776-779
Editore: IEEE Circuits & Systems Society

A genetic algorithm based remaining lifetime prediction for a VLIW processor employing path delay and IDDX testing

Autori: Zhao, Yong and Kerkhoff, H.G. (U.Twente)
Pubblicato in: 2016, Pagina/e 10-14
Editore: IEEE Computer Society

Gate-Level Modelling of NBTI-Induced Delays Under Process Variations

Autori: Copetti, Thiago; Medeiros, Guilherme; Poehls, Leticia; Vargas, Fabian; Kostin, Sergei; Jenihhin, Maksim; Raik, Jaan (Tallinn UT)
Pubblicato in: 2016, Pagina/e 75-80
Editore: IEEE Computer Society Press

Counterexample-Guided Diagnosis

Autori: Heinz Riener and Goerschwin Fey (DLR)
Pubblicato in: 2016
Editore: IVSW

Synthesizing adaptive test strategies from temporal logic specifications

Autori: Roderick Bloem, Robert Konighofer, Ingo Pill, Franz Rock
Pubblicato in: 2016 Formal Methods in Computer-Aided Design (FMCAD), 2016, Pagina/e 17-24, ISBN 978-0-9835678-6-8
Editore: IEEE
DOI: 10.1109/FMCAD.2016.7886656

SoCDep²: A framework for dependable task deployment on many-core systems under mixed-criticality constraints

Autori: Siavoosh Payandeh Azad, Behrad Niazmand, Peeter Ellervee, Jaan Raik, Gert Jervan, Thomas Hollstein (Tallinn UT)
Pubblicato in: 2016
Editore: ReCoSoC

Logic-based implementation of fault-tolerant routing in 3D network-on-chips

Autori: Behrad Niazmand, Siavoosh Payandeh Azad, Jose Flich, Jaan Raik, Gert Jervan, Thomas Hollstein
Pubblicato in: 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS), 2016, Pagina/e 1-8, ISBN 978-1-4673-9030-9
Editore: IEEE
DOI: 10.1109/NOCS.2016.7579317

Holistic Approach for Fault-Tolerant Network-on-Chip based Many-Core Systems

Autori: Siavoosh Payandeh Azad, Behrad Niazmand, Jaan Raik, Gert Jervan, Thomas Hollstein (Tallinn UT)
Pubblicato in: 2016
Editore: DREAMCloud

Online digital compensation Method for AMR sensors

Autori: Andreina Zambrano, Hans G. Kerkhoff
Pubblicato in: 2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), 2016, Pagina/e 1-6, ISBN 978-1-5090-3561-8
Editore: IEEE
DOI: 10.1109/VLSI-SoC.2016.7753579

Determination of the drift of the maximum angle error in AMR sensors due to aging

Autori: Andreina Zambrano, Hans G. Kerkhoff
Pubblicato in: 2016 IEEE 21st International Mixed-Signal Testing Workshop (IMSTW), 2016, Pagina/e 1-5, ISBN 978-1-5090-2751-4
Editore: IEEE
DOI: 10.1109/IMS3TW.2016.7524234

WCET overapproximation for software in the context of a Cyber-Physical System

Autori: Niklas Krafczyk, Heinz Riener, Goerschwin Fey
Pubblicato in: 2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), 2016, Pagina/e 1-6, ISBN 978-1-5090-3561-8
Editore: IEEE
DOI: 10.1109/VLSI-SoC.2016.7753559

Exact diagnosis using boolean satisfiability

Autori: Heinz Riener, Goerschwin Fey
Pubblicato in: Proceedings of the 35th International Conference on Computer-Aided Design - ICCAD '16, 2016, Pagina/e 1-8, ISBN 9781-450344661
Editore: ACM Press
DOI: 10.1145/2966986.2967036

Multilevel design understanding - from specification to logic invited paper

Autori: Sandip Ray, Ian G. Harris, Goerschwin Fey, Mathias Soeken
Pubblicato in: Proceedings of the 35th International Conference on Computer-Aided Design - ICCAD '16, 2016, Pagina/e 1-6, ISBN 9781-450344661
Editore: ACM Press
DOI: 10.1145/2966986.2980093

Towards an automated and reusable in-field self-test solution for MPSoCs

Autori: Ahmed Ibrahim, Hans G. Kerkhoff
Pubblicato in: 2016 28th International Conference on Microelectronics (ICM), 2016, Pagina/e 249-252, ISBN 978-1-5090-5721-4
Editore: IEEE
DOI: 10.1109/ICM.2016.7847862

Efficient utilization of hierarchical iJTAG networks for interrupts management

Autori: Ahmed Ibrahim, Hans G. Kerkhoff
Pubblicato in: 2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2016, Pagina/e 97-102, ISBN 978-1-5090-3623-3
Editore: IEEE
DOI: 10.1109/DFT.2016.7684077

Analysis and design of an on-chip retargeting engine for IEEE 1687 networks

Autori: Ahmed Ibrahim, Hans G. Kerkhoff
Pubblicato in: 2016 21th IEEE European Test Symposium (ETS), 2016, Pagina/e 1-6, ISBN 978-1-4673-9659-2
Editore: IEEE
DOI: 10.1109/ETS.2016.7519301

Thermal issues in test: An overview of the significant aspects and industrial practice

Autori: J. Alt, P. Bernardi, A. Bosio, R. Cantoro, H. Kerkhoff, A. Leininger, W. Molzer, A. Motta, C. Pacha, A. Pagani, A. Rohani, R. Strasser
Pubblicato in: 2016 IEEE 34th VLSI Test Symposium (VTS), 2016, Pagina/e 1-4, ISBN 978-1-4673-8454-4
Editore: IEEE
DOI: 10.1109/VTS.2016.7477278

Designing reliable cyber-physical systems overview associated to the special session at FDL'16

Autori: Gadi Aleksandrowicz, Eli Arbel, Roderick Bloem, Timon Ter Braak, Sergei Devadze, Goerschwin Fey, Maksim Jenihhin, Artur Jutman, Hans G. Kerkhoff, Robert Konighofer, Jan Malburg, Shiri Moran, Jaan Raik, Gerard Rauwerda, Heinz Riener, Franz Rock, Konstantin Shibin, Kim Sunesen, Jinbo Wan, Yong Zhao
Pubblicato in: 2016 Forum on Specification and Design Languages (FDL), 2016, Pagina/e 1-8, ISBN 979-10-92279-17-7
Editore: IEEE
DOI: 10.1109/FDL.2016.7880382

Mining Latency Guarantees for RT-level Designs

Autori: Jan Malburg, Heinz Riener, Goerschwin Fey (DLR)
Pubblicato in: 2017
Editore: DUHDe

Computing Exact Fault Candidates Incrementally

Autori: Heinz Riener and Goerschwin Fey (DLR)
Pubblicato in: 2017
Editore: DUHDe

Mapping Abstract and Concrete Hardware Models for Design Understanding

Autori: Tino Flenker and Goerschwin Fey (DLR)
Pubblicato in: 2017
Editore: DDECS

Counterexample-Guided EF Synthesis of Boolean Functions

Autori: Heinz Riener, Ruediger Ehlers, and Goerschwin Fey (DLR)
Pubblicato in: 2017
Editore: MBMV

Comprehensive Performance and Robustness Analysis of 2D Turn Models for Network-on-Chips

Autori: Siavoosh Payandeh Azad, Behrad Niazmand, Karl Janson, Thilo Kogge, Jaan Raik, Gert Jervan, Thomas Hollstein (Tallinn UT)
Pubblicato in: 2017
Editore: ISCAS

Automated Area and Coverage Optimization of Minimal Latency Checkers

Autori: Siavoosh Payandeh Azad, Behrad Niazmand, Apneet Kaur Sandhu, Jaan Raik, Gert Jervan, Thomas Hollstein (Tallinn UT)
Pubblicato in: 2017
Editore: IEEE

From Online Fault Detection to Fault Management in NoC Routers: A Ground-up Approach

Autori: Siavoosh Payandeh Azad, Behrad Niazmand, Karl Janson, Nevin George, Adeboye Stephen Oyeniran, Tsotne Putkaradze, Apneet Kaur, Jaan Raik, Gert Jervan, Raimund Ubar, Thomas Hollstein (Tallinn UT)
Pubblicato in: 2017
Editore: DDECS

CEGAR-based EF Synthesis of Boolean Functions with an Application to Circuit Rectification

Autori: Heinz Riener, Rüdiger Ehlers, Görschwin Fey (DLR)
Pubblicato in: 2017
Editore: ASP-DAC’17

Property Mining using Dynamic Dependency Graphs

Autori: Jan Malburg, Tino Flenker, Görschwin Fey (DLR)
Pubblicato in: 2017
Editore: ASP-DAC
DOI: 10.1109/ASPDAC.2017.7858327

Synthesizing cooperative reactive mission plans

Autori: Rudiger Ehlers, Robert Konighofer, Roderick Bloem
Pubblicato in: 2015 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS), 2015, Pagina/e 3478-3485, ISBN 978-1-4799-9994-1
Editore: IEEE
DOI: 10.1109/IROS.2015.7353862

Immortalizing many-core systems early experiences of the horizon 2020 action IMMORTAL

Autori: Jaan Raik
Pubblicato in: 2015 International Conference on High Performance Computing & Simulation (HPCS), 2015, Pagina/e 561-562, ISBN 978-1-4673-7813-0
Editore: IEEE
DOI: 10.1109/HPCSim.2015.7237092

On-line Fault Classification and Handling in IEEE1687 based Fault Management System for Complex SoCs

Autori: K. Shibin, S. Devadze, A. Jutman
Pubblicato in: 2016
Editore: IEEE

A hybrid algorithm to conservatively check the robustness of circuits

Autori: Niels Thole, Lorena Anghel, and Goerschwin Fey
Pubblicato in: 2016
Editore: IEEE

SMT-Based CPS Parameter Synthesis

Autori: Heinz Riener, Robert Könighofer, Görschwin Fey, and Roderick Bloem
Pubblicato in: 2016
Editore: IEEE

On-line Monitoring of Maximum Angle Error in AMR Sensors

Autori: A. Zambrano
Pubblicato in: 2016
Editore: IOLTS

Matching abstract and concrete hardware models for design understanding

Autori: Tino Flenker and Goerschwin Fey
Pubblicato in: 2016
Editore: IEEE

Online Management of Temperature Health Monitors using the IEEE 1687 Standard

Autori: G. Ali , A. Badewy and H.G. Kerkhoff
Pubblicato in: 2016
Editore: IEEE

A Framework for Comprehensive Automated Evaluation of Concurrent Online Checkers

Autori: Pietro Saltarelli, Behrad Niazmand, Jaan Raik, Ranganathan Hariharan, Gert Jervan, Thomas Hollstein
Pubblicato in: 2015 Euromicro Conference on Digital System Design, 2015, Pagina/e 288-292, ISBN 978-1-4673-8035-5
Editore: IEEE
DOI: 10.1109/DSD.2015.15

Automated minimization of concurrent online checkers for Network-on-Chips

Autori: Pietro Saltarelli, Behrad Niazmand, Ranganathan Hariharan, Jaan Raik, Gert Jervan, Thomas Hollstein
Pubblicato in: 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2015, Pagina/e 1-8, ISBN 978-1-4673-7942-7
Editore: IEEE
DOI: 10.1109/ReCoSoC.2015.7238079

A Framework for Combining Concurrent Checking and On-Line Embedded Test for Low-Latency Fault Detection in NoC Routers

Autori: Pietro Saltarelli, Behrad Niazmand, Jaan Raik, Vineeth Govind, Thomas Hollstein, Gert Jervan, Ranganathan Hariharan
Pubblicato in: Proceedings of the 9th International Symposium on Networks-on-Chip - NOCS '15, 2015, Pagina/e 1-8, ISBN 9781-450333962
Editore: ACM Press
DOI: 10.1145/2786572.2788713

A Synthesis-Agnostic Behavioral Fault Model for High Gate-Level Fault Coverage

Autori: Karputkin, Anton; Raik, Jaan
Pubblicato in: 2016
Editore: IEEE

New Fault Models and Self-Test Generation for Microprocessors Using High-Level Decision Diagrams

Autori: Artjom Jasnetski, Jaan Raik, Anton Tsertov, Raimund Ubar
Pubblicato in: 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2015, Pagina/e 251-254, ISBN 978-1-4799-6780-3
Editore: IEEE
DOI: 10.1109/DDECS.2015.56

Identification and Rejuvenation of NBTI-Critical Logic Paths in Nanoscale Circuits

Autori: Jenihhin, Maksim; Squillero, Giovanni; Copetti, Thiago Santos; Tihhomirov, Valentin; Kostin, Sergei; Gaudesi, Marco; Vargas, Fabian; Raik, Jaan; Sonza Reorda, Matteo; Bolzani Poehls, Leticia; Ubar, Raimund; Medeiros, Guilherme Cardoso
Pubblicato in: Journal of Electronic Testing-Theory and Applications (JETTA), 2016
Editore: SPRINGER

Semi-Formal Methods for Soft Error Analysis

Autori: Patrick Klampfl, Robert Könighofer, Roderick Bloem, Ayrat Khalimov, Aiman Abu-Yonis, Shiri Moran
Pubblicato in: 2017
Editore: CoRR abs/1712.04291

Designing Reliable Cyber-Physical Systems, Lecture Notes in Electrical Engineering: Languages, Design Methods, and Tools for Electronic System Design

Autori: Gadi Aleksandrowicz, Eli Arbel, Roderick Bloem, Timon D. ter Braak, Sergei Devadze, Goerschwin Fey, Maksim Jenihhin, Artur Jutman, Hans G. Kerkhoff, Robert Könighofer, Shlomit Koyfman, Jan Malburg, Shiri Moran, Jaan Raik, Gerard Rauwerda, Heinz Riener, Franz Röck, Konstantin Shibin, Kim Sunesen, Jinbo Wan, Yong Zhao
Pubblicato in: 2018, Pagina/e 15-38
Editore: Springer International Publishing
DOI: 10.1007/978-3-319-62920-9_2

Design and Implementation of a dependable CPSoC for Automotive Applications

Autori: G. Ali, H. Ebrahimi, J. Pathrose and H.G. Kerkhoff
Pubblicato in: 2018
Editore: submitted to Industrial Cyber-Physical Systems (ICPS)

A Flexible Distributed Simulation Environment for Cyber-Physical Systems Using ZeroMQ

Autori: Ofenloch, Annika and Greif, Fabian
Pubblicato in: Journal of Communications, 2018
Editore: Journal of Communications

Reliable Health Monitoring and Fault Management Infrastructure based on Embedded Instrumentation and IEEE 1687

Autori: A. Jutman, K. Shibin, S. Devadze (Testonica Lab)
Pubblicato in: 2016, Pagina/e 240-249
Editore: AUTOTESTCON’2016

Learning Models of a Network Protocol using Neural Network Language Models

Autori: Bernhard Aichernig, Roderick Bloem, Franz Pernkopf, Franz Röck, Tobias Schrank and Martin Tappler (TU Graz)
Pubblicato in: 2016
Editore: IEEE Symposium on Security and Privacy

Killing strategies for model-based mutation testing

Autori: Bernhard K. Aichernig, Harald Brandl, Elisabeth Jöbstl, Willibald Krenn, Rupert Schlick, Stefan Tiran
Pubblicato in: Software Testing, Verification and Reliability, Numero 25/8, 2015, Pagina/e 716-748, ISSN 0960-0833
Editore: John Wiley & Sons Inc.
DOI: 10.1002/stvr.1522

Health Management for Self-Aware SoCs Based on IEEE 1687 Infrastructure

Autori: Konstantin Shibin, Sergei Devadze, Artur Jutman, Martin Grabmann, Robin Pricken
Pubblicato in: IEEE Design & Test, Numero 34/6, 2017, Pagina/e 27-35, ISSN 2168-2356
Editore: IEEE Computer Society
DOI: 10.1109/MDAT.2017.2750902

Identification and Rejuvenation of NBTI-Critical Logic Paths in Nanoscale Circuits

Autori: Maksim Jenihhin, Giovanni Squillero, Thiago Santos Copetti, Valentin Tihhomirov, Sergei Kostin, Marco Gaudesi, Fabian Vargas, Jaan Raik, Matteo Sonza Reorda, Leticia Bolzani Poehls, Raimund Ubar, Guilherme Cardoso Medeiros
Pubblicato in: Journal of Electronic Testing, Numero 32/3, 2016, Pagina/e 273-289, ISSN 0923-8174
Editore: Kluwer Academic Publishers
DOI: 10.1007/s10836-016-5589-x

metaSMT: focus on your application and not on solver integration

Autori: Heinz Riener, Finn Haedicke, Stefan Frehse, Mathias Soeken, Daniel Große, Rolf Drechsler, Goerschwin Fey
Pubblicato in: International Journal on Software Tools for Technology Transfer, 2016, ISSN 1433-2779
Editore: Springer Verlag
DOI: 10.1007/s10009-016-0426-1

Debugging hardware designs using dynamic dependency graphs

Autori: Jan Malburg, Alexander Finder, Görschwin Fey (DLR)
Pubblicato in: Journal of Microprocessors and Microsystems: Embedded Hardware Design (MICPRO), 2016, ISSN 0141-9331
Editore: Elsevier BV

Simulating NBTI Degradation in Arbitrary Stressed Analog/Mixed-Signal Environments

Autori: Jinbo Wan, Hans Kerkhoff, Jaap Bisschop
Pubblicato in: IEEE Transactions on Nanotechnology, 2016, Pagina/e 1-1, ISSN 1536-125X
Editore: Institute of Electrical and Electronics Engineers
DOI: 10.1109/TNANO.2015.2505092

Energy Efficient Multi-Fragment Markov Model Guided Online Model-Based Testing for MPSoC

Autori: Vain,Jüri; Tsiopoulos, Leonidas; Kharchenko, Vyacheslav; Kaur, Apneet; Jenihhin, Maksim; Raik, Jaan; Nõmm Sven
Pubblicato in: Green-IT Engineering: Social, Business and Industrial Applications (1−21), 2018
Editore: Springer

Cooperative Reactive Synthesis

Autori: Roderick Bloem, Rüdiger Ehlers, Robert Könighofer
Pubblicato in: Automated Technology for Verification and Analysis, 2015, Pagina/e 394-410, ISBN 978-3-319-24953-7
Editore: Springer International Publishing
DOI: 10.1007/978-3-319-24953-7_29

Case Study: Automatic Test Case Generation for a Secure Cache Implementation

Autori: Roderick Bloem, Daniel Hein, Franz Röck, Richard Schumi
Pubblicato in: Tests and Proofs, 2015, Pagina/e 58-75, ISBN 978-3-319-21215-9
Editore: Springer International Publishing
DOI: 10.1007/978-3-319-21215-9_4

Diritti di proprietà intellettuale

ASSURING CHIP RELIABILITY WITH AUTOMATIC GENERATION OF DRIVERS AND ASSERTIONS

Numero candidatura/pubblicazione: US 9483591
Data: 2015-11-27

ASSURING CHIP RELIABILITY WITH AUTOMATIC GENERATION OF DRIVERS AND ASSERTIONS

Numero candidatura/pubblicazione: US 9483591
Data: 2015-11-27

È in corso la ricerca di dati su OpenAIRE...

Risultati finali

Pubblicazioni

Diritti di proprietà intellettuale

Condividi questa pagina

Scarica