Skip to main content
Go to the home page of the European Commission (opens in new window)
English English
CORDIS - EU research results
CORDIS
Content archived on 2024-06-16

Scalable software hardware architecture platform for embedded systems

Objective

There is no processing power ceiling for low consumption, low cost, dense DSP for future embedded human-centric applications treating audio, video, ultrasound and antenna signals.

Nanoscale systems on chip will integrate billion-gate designs. The challenge is to find a scalable HW/SW design style for future CMOS technologies. The main problem is wiring, which threats Moore's law. Tiled architectures suggest a possible HW path: 'small' processing tiles connected by 'short wires'. The SW challenge is to provide a simple and efficient programming environment.

SHAPES investigates a groundbreaking HW/SW architecture paradigm.

The heterogeneous SHAPES tile is composed of a VLIW floating-point DSP, a RISC, on chip memory, and a network interface. For optimal balance among parallelism, local memory, and IP reuse on future technologies the tile gate count is limited to a few million gates.

The SHAPES routing fabric connects on-chip and off-chip tiles, weaving a distributed packet switching network. 3D next-neighbors engineering methodologies will be studied for off-chip networking and maximum system density.

For efficient programming, SHAPES will investigate a layered system software which does not destroy algorithmic and distribution info provided by the programmer and which is fully aware of the HW paradigm.

For efficiency and QoS, the system SW manages intra-tile and inter-tile latencies, bandwidths, computing resources, using static and dynamic profiling.

The SW accesses the on-chip and off-chip networks through a homogeneous interface. The same HW and SW interface is adopted for integration with signal acquisition and reconfigurable logic tiles.
Generation after generation, the number of tiles on a single-chip will grow, but the application will be portable.

SHAPES will set a new density record with multi-Teraops single-board computers and multi-Petaops systems exploited by an efficient programming environment.

Fields of science (EuroSciVoc)

CORDIS classifies projects with EuroSciVoc, a multilingual taxonomy of fields of science, through a semi-automatic process based on NLP techniques. See: The European Science Vocabulary.

You need to log in or register to use this function

Topic(s)

Calls for proposals are divided into topics. A topic defines a specific subject or area for which applicants can submit proposals. The description of a topic comprises its specific scope and the expected impact of the funded project.

Call for proposal

Procedure for inviting applicants to submit project proposals, with the aim of receiving EU funding.

Data not available

Funding Scheme

Funding scheme (or “Type of Action”) inside a programme with common features. It specifies: the scope of what is funded; the reimbursement rate; specific evaluation criteria to qualify for funding; and the use of simplified forms of costs like lump sums.

IP - Integrated Project

Coordinator

ATMEL ROMA S.R.L.
EU contribution
No data
Address
VIA FREGUGLIA CARLO 2
20122 MILANO (MI)
Italy

See on map

Total cost

The total costs incurred by this organisation to participate in the project, including direct and indirect costs. This amount is a subset of the overall project budget.

No data

Participants (13)

My booklet 0 0