Skip to main content
EnglishEN
European Commission logo print header

Pragmatic solution for parasitic-immune design of electronics ICs for automotive

Project description


Supplements to strengthen cooperation in ICT R&D in an enlarged European Union

Smart Power ICs are extensively used in automotive embedded systems due to their unique capabilities to merge low power and high voltage devices on the same chip, at competitive cost. In such devices, induced electrical coupling noise due to switching of the power stages, when integrating such high voltage (HV) devices with low voltage (LV) functions, is a big issue. During switching, parasitic voltages and currents, consisting of electrons and holes, lead to a local shift of the substrate potential that can reach hundreds of millivolts. This electrical coupling noise can severely disturb low voltage circuits. Such parasitic signals are known to represent the major cause of failure and costly circuit redesign in power integrated circuits. Furthermore, parasitic carrier injections are considerably increased under high temperature operation such as those encountered in automotive applications where this problem is even more severe since these dedicated IC's need to be highly reliable and stable with time. Most solutions are layout dependent and are thus difficult to optimize using available electrical simulator software. The lack for a model strategy that would enable to simulate accurately the injection of minority carriers in the substrate as part of the HV model, as well as its propagation in the substrate, is one of the main reasons for this critical situation. This lack for a design methodology prohibits an efficient design strategy and fails at giving clear predictions of perturbations in high voltage integrated circuits. This picture motivates this project proposal where all these aspects are addressed to create a link between circuit design, modeling and implementation in innovative computer aided design tools. This concerns smart power IC's dedicated to automotive applications requiring co-integration of high voltage power stages with low voltage analog/digital blocks on the same chip, still being reliablewhen operating at high temperature.

Fields of science

Programme(s)

Topic(s)

Call for proposal

FP7-2012-ICT-GC
See other projects for this call

Funding Scheme

CP - Collaborative project (generic)

Coordinator

UNIVERSITE PIERRE ET MARIE CURIE - PARIS 6
Address
Place jussieu 4
75252 Paris
France

See on map
Activity type
Higher or Secondary Education Establishments
Administrative Contact
Stéphanie ROSSARD (Dr.)
Links
EU contribution
No data

Participants (9)

Share this page

Download

Last update: 21 April 2017

My Booklet

Permalink: https://cordis.europa.eu/project/id/314135

European Union, 2023