Skip to main content
Aller à la page d’accueil de la Commission européenne (s’ouvre dans une nouvelle fenêtre)
français français
CORDIS - Résultats de la recherche de l’UE
CORDIS
Contenu archivé le 2024-06-18

Multi-coRe, multi-level, WDM-enAbled embedded optical enGine for Terabit board-to-board and rack-to-rack parallel optics

Description du projet


Core and disruptive photonic technologies
MIRAGE aims to implement cost-optimized components for terabit optical interconnects introducing new multiplexing concepts through the development of a flexible, future-proof 3D "optical engine".
Data centers are becoming the hot spots of internet, and content providers request a technology for practical and cost-effective upgrade to Tb/s capacities. MIRAGE is an industry-driven photonic integration project that aims to provide this technology and present a viable path to scale datarate (+640%), power (-70%) and no. of fibres (-90%) by squeezing bulk parallel optical components into 3D integrated chips. MIRAGE will introduce new dimensions of parallelization in interconnects to gracefully upgrade capacity and density combining for the first time multi-core fiber multiplexing, coarse WDM multiplexing and multi-level modulation. To address cost, performance and volume MIRAGE relies on the strengths of Si photonics and electronics and extends it using the right synergies with established photonic integration materials (InP and glass) to provide a future-proof, upgradeable technology. MIRAGE optical board will provide efficient (2dB) vertical coupling for photonic 3D integration and compact wavelength multiplexing on 8” Si wafers. MIRAGE will exploit the efficiency of VCSEL technology to develop the first SOI-compatible 40Gb/s InP VCSELs at 1550nm and will upgrade them to 80Gb/s through simple multi-level modulation. To further address parallelization, MIRAGE will integrate the InP VCSELs in monolithic WDM arrays. Leveraging advances in single-mode multicore fiber MIRAGE aims to mitigate cabling cost and size and reduce chip area for pigtailing by developing low-cost glass multi-core interfaces with simple assembly on the SOI chip. 4-element silicon TIA and VCSEL driver arrays will be implemented for 40 Gbaud multi-level modulation. Low-cost industry-compatible 3D assembly techniques will be optimized for high-speed electro-optic chips, bringing a >50-fold improvement in electrical vias capacitance. MIRAGE will deliver fully functional 3D PICs: a) 208 Gb/s board-level interconnect b) 320 Gb/s QSFP active optical cable (AOC) c) 960 Gb/s CXP AOC with QSFP breakout.

Data centers are becoming the hot spots of internet, and content providers request a technology for practical and cost-effective upgrade to Tb/s capacities. MIRAGE is an industry-driven photonic integration project that aims to provide this technology and present a viable path to scale datarate (+640%), power (-70%) and no. of fibrer (-90%) by squeezing bulk parallel optical components into 3D integrated chips. MIRAGE will introduce new dimensions of parallelization in interconnects to gracefully upgrade capacity and density combining for the first time multi-core fiber multiplexing, coarse WDM multiplexing and multi-level modulation. To address cost, performance and volume MIRAGE relies on the strengths of Si photonics and electronics and extends it using the right synergies with established photonic integration materials (InP and glass) to provide a future-proof, upgradeable technology. MIRAGE optical board will provide efficient (2dB) vertical coupling for photonic 3D integration and compact wavelength multiplexing on 8" Si wafers. MIRAGE will exploit the efficiency of VCSEL technology to develop the first SOI-compatible 40Gb/s InP VCSELs at 1550nm and will upgrade them to 80Gb/s through simple multi-level modulation. To further address parallelization, MIRAGE will integrate the InP VCSELs in monolithic WDM arrays. Leveraging advances in single-mode multicore fiber MIRAGE aims to mitigate cabling cost and size and reduce chip area for pigtailing by developing low-cost glass multi-core interfaces with simple assembly on the SOI chip. 4-element silicon TIA and VCSEL driver arrays will be implementedfor 40 Gbaud multi-level modulation. Low-cost industry-compatible 3D assembly techniques will be optimized for high-speed electro-optic chips, bringing a >50-fold improvement in electrical vias capacitance. MIRAGE will deliver fully functional 3D PICs: a) 208 Gb/s board-level interconnect b) 320 Gb/s QSFP active optical cable (AOC) c) 960 Gb/s CXP AOC with QSFP breakout.

Champ scientifique (EuroSciVoc)

CORDIS classe les projets avec EuroSciVoc, une taxonomie multilingue des domaines scientifiques, grâce à un processus semi-automatique basé sur des techniques TLN. Voir: Le vocabulaire scientifique européen.

Vous devez vous identifier ou vous inscrire pour utiliser cette fonction

Programme(s)

Programmes de financement pluriannuels qui définissent les priorités de l’UE en matière de recherche et d’innovation.

Thème(s)

Les appels à propositions sont divisés en thèmes. Un thème définit un sujet ou un domaine spécifique dans le cadre duquel les candidats peuvent soumettre des propositions. La description d’un thème comprend sa portée spécifique et l’impact attendu du projet financé.

Appel à propositions

Procédure par laquelle les candidats sont invités à soumettre des propositions de projet en vue de bénéficier d’un financement de l’UE.

FP7-ICT-2011-8
Voir d’autres projets de cet appel

Régime de financement

Régime de financement (ou «type d’action») à l’intérieur d’un programme présentant des caractéristiques communes. Le régime de financement précise le champ d’application de ce qui est financé, le taux de remboursement, les critères d’évaluation spécifiques pour bénéficier du financement et les formes simplifiées de couverture des coûts, telles que les montants forfaitaires.

CP - Collaborative project (generic)

Coordinateur

EREVNITIKO PANEPISTIMIAKO INSTITOUTO SYSTIMATON EPIKOINONION KAI YPOLOGISTON
Contribution de l’UE
€ 447 398,00
Adresse
PATISION 42
106 82 ATHINA
Grèce

Voir sur la carte

Région
Αττική Aττική Κεντρικός Τομέας Αθηνών
Type d’activité
Research Organisations
Liens
Coût total

Les coûts totaux encourus par l’organisation concernée pour participer au projet, y compris les coûts directs et indirects. Ce montant est un sous-ensemble du budget global du projet.

Aucune donnée

Participants (7)

Mon livret 0 0