Skip to main content
European Commission logo print header

Activity Based System Reliability Evaluation Flow

Project description

Innovative prediction of electronic system reliability

Reliability in electronic systems with a high degree of accuracy is crucial to ensure efficient performance. The EU-funded ABSREF project envisages predicting it. The project will introduce an innovative workload-dependent ageing-aware simulation framework that has acceptable run-time. This generic framework will enable the performance of system optimisation in presence of multiple ageing-related phenomena including negative and positive bias temperature instability, and hot carrier injection. The improved timing margin or guard band incurred by this flow is expected to contribute to further improving the speed, power and durability of electronic systems and to reduce costs.

Objective

This proposal envisions to foretell the reliability of electronic systems with high degree of accuracy by introducing a novel workload dependent aging aware simulation framework which has acceptable run-time. The framework is generic in nature and will enable one to perform system optimization in presence of multiple aging related phenomena including negative bias temperature instability, positive bias temperature instability, and hot carrier injection. Thus the benefits of the improved timing margin or guard-band incurred by this flow can be leveraged to further improve speed, power, durability of electronic systems and reduce cost. An efficient workload abstraction scheme will be employed which speeds up the transistor level degradation evaluation with accuracy comparable to that of cycle-accurate simulations. Using the device level degradation results, standard cell library characterization will be performed by statistical methods based on Design of Experiments and Response surface Modelling approach. The created workload dependent, aging aware cell libraries will be used to carry out static timing analysis and optimization. Critical path delay degradation evaluated under this framework will be compared with the corner based aging analysis to highlight the impact of the innovation. The framework will be validated using industry standardized, CPU intensive SPEC2006 benchmark suite run on top of multi-core industrial processor. Considering its interdisciplinary nature, the project will help bridge the gap between two disciplines: the device level reliability research and system level interactions. Working in highly international and intersectoral environment of the host IMEC, Dr. Mishra will enhance his professional skills to become a mature independent researcher.

Coordinator

INTERUNIVERSITAIR MICRO-ELECTRONICA CENTRUM
Net EU contribution
€ 178 320,00
Address
KAPELDREEF 75
3001 Leuven
Belgium

See on map

Region
Vlaams Gewest Prov. Vlaams-Brabant Arr. Leuven
Activity type
Research Organisations
Links
Total cost
€ 178 320,00