In this reporting period the specification for all PROMISE IPs (11) were issued including the specs for Standard cells, IOs, Bandgap, Local Oscillator, ADC, DAC, PLL, LDO, Power On Reset, Non Volatile Memory, eFPGA and HVMOS. Moreover, the Consortium prepared and issued the specification for the PROMISE Pilot Circuit. All these were submitted to the European Commission as per the Grant Agreement.
To support a unified IP design process and IP data package format inside the consortium which would also be of use for future comers, a Design Standard document and an Interface Standard document, including its related checklist, were issued and delivered.
Design of the eFPGA, the biggest IP in PROMISE, has been successfully completed by MENTA. ISD completed the design of the Low Drop Out IP whereas IMEC completed the Standard cells and IOs designs consisting of an upgrade of the existing DARE180XH library. All data packages were checked and delivered successfully to the PROMISE IP repository at IMEC.
The design of all other IPs were conducted almost up to DDR before the end of the period in December 2021. For the NVM, IMEC reconsidered the 100% of the initial design hypothesis (based on hardening of the existing XFAB NVM) a re-design of the NVM from scratch based on the unitary bit cell from the XFAB library. Despite this huge challenge, IMEC was able to execute the design phases up to the DDR.
The Front-end and back-end design of the Pilot Circuit were executed up to the DDR.
To support qualification and manufacturing of the Pilot Circuit and future ASIC designed in PROMISE eco-system, a Qualification plan standard document and a Manufacturing Plan Standard document were issued and delivered. Those documents were also used to conduct a survey to identify capabilities of all European potential supply chain actors covering manufacturing, test and qualification ; the survey results are gathered in a Supplier selection guide available for the PROMISE community. The suppliers short list for the Pilot Circuit were identified and SERMA France was finally selected. The final package strategy for the Pilot Circuit is defined : chip-on-board will be used for testing. Preliminary version of the Pilot Circuit validation plan were issued.
A first Core Users Group session were successfully organized to extend the PROMISE eco system. Most of the space community actors were represented and the Consortium obtained a positive feedback from the participants. The Core Users Group gathered experts from European and national agencies, satellite industry, design houses, research institutes, etc… A second session is planned for next period.
On top of technical activities, the Consortium set up PROMISE webpage :
https://promise-h2020.eu/(s’ouvre dans une nouvelle fenêtre). Several news were added following the rhythm of the IP design CDRs in order to inform the community about the progress and achievements made in PROMISE. Also, 5 papers were published in conferences such as AMICSA and SMACD.
Finally, the project coordination was successful on both technical and organizational aspects having as a result a group of experts from 7 European institutions working together towards their common goal, an all European mixed-signal ASIC for space applications.