Objective
Deployment of intelligence at the edge presents many challenges because devices need to be low-cost and, as such, they are often constrained in computing capacity, memory, and energy resources.
These constraints are not compatible with the need for much more advanced AI algorithms calling for Mbytes of storage and tens of GOPS per inference and call for leaner edge AI algorithms. The current state of the art for (the few) edge-AI chips relies on low-cost process technologies at 90 or 40nm and in some cases up to 16nm, with power efficiency between 1-5 TOPS/w and power densities up to 1 TOPS/mm2.
Recently several industrial projects and a few products have started to surface pursing neuromorphic and in memory computing, but none of these efforts have reached a level of maturity compatible with a mass volume production and cost, and, moreover the technology base they rely on is either not scalable to more advanced nodes (flash) or, targeting AI computing algorithms whose practical applications are yet to be fully proven (e.g. spiking). The NeuroSoC approach instead is to rely on a solid, mature, and qualified reliable Phase Change Memory technology to create an industrially proven path to go past the state of the art, as such, the NeuroSoC chip pre-product demonstration of the technology will be the first of his kind worldwide.
NeuroSoC’s aim is to develop an advanced Multi-Processor System on Chip prototype in FD-SOI 28nm CMOS technology that tightly integrates an AIMC IMNPU unit, a local digital processing subsystem, and functional safe multiprocessor host subsystems based on an enhanced version of existing RISC-V microprocessor implementation, while covering IMNPU security aspects holistically to tackle the requirements of a wide set of edge-AI applications.
The project will leverage STMicroelectronics’s unique high-density embedded PCM cell process technology being the denser and only such technology qualified and mature for embedded use in the industry world
Fields of science
Keywords
Programme(s)
Funding Scheme
RIA - Research and Innovation actionCoordinator
20864 Agrate Brianza
Italy
See on map
Participants (10)
Legal entity other than a subcontractor which is affiliated or legally linked to a participant. The entity carries out work under the conditions laid down in the Grant Agreement, supplies goods or provides services for the action, but did not sign the Grant Agreement. A third party abides by the rules applicable to its related participant under the Grant Agreement with regard to eligibility of costs and control of expenditure.
13790 Rousset
See on map
265 04 Rio Patras
See on map
40126 Bologna
See on map
A94 D5D7 Dublin
See on map
The organization defined itself as SME (small and medium-sized enterprise) at the time the Grant Agreement was signed.
4232 Hagenberg
See on map
69003 Lyon
See on map
The organization defined itself as SME (small and medium-sized enterprise) at the time the Grant Agreement was signed.
2311 EZ Leiden
See on map
27100 Pavia
See on map
92400 Courbevoie
See on map
70839 Gerlingen-schillerhoehe
See on map
Partners (3)
8803 Rueschlikon
See on map
8092 Zuerich
See on map
WC2R 2LS London
See on map