The Case for Replication-Aware Memory-Error Protection in Disaggregated Memory
(opens in new window)
Author(s):
Haris Volos
Published in:
IEEE Computer Architecture Letters, Issue 20, 2022, Page(s) 130-133, ISSN 1556-6056
Publisher:
Institute of Electrical and Electronics Engineers
DOI:
10.1109/lca.2021.3110439
Agile C-states: A Core C-state Architecture for Latency Critical Applications Optimizing both Transition and Cold-Start Latency
(opens in new window)
Author(s):
Georgia Antoniou, Davide Bartolini, Haris Volos, Marios Kleanthous, Zhe Wang, Kleovoulos Kalaitzidis, Tom Rollet, Ziwei Li, Onur Mutlu, Yiannakis Sazeides, Jawad Haj Yahya
Published in:
ACM Transactions on Architecture and Code Optimization, Issue 21, 2024, Page(s) 1-26, ISSN 1544-3566
Publisher:
Association for Computing Machinary, Inc.
DOI:
10.1145/3674734
Unified Holistic Memory Management Supporting Multiple Big Data Processing Frameworks over Hybrid Memories
(opens in new window)
Author(s):
Lei Chen, Jiacheng Zhao, Chenxi Wang, Ting Cao, John Zigman, Haris Volos, Onur Mutlu, Fang Lv, Xiaobing Feng, Guoqing Harry Xu, Huimin Cui
Published in:
ACM Transactions on Computer Systems, Issue 39, 2023, Page(s) 1-38, ISSN 0734-2071
Publisher:
Association for Computing Machinary, Inc.
DOI:
10.1145/3511211