The Case for Replication-Aware Memory-Error Protection in Disaggregated Memory
(se abrirá en una nueva ventana)
Autores:
Haris Volos
Publicado en:
IEEE Computer Architecture Letters, Edición 20, 2022, Página(s) 130-133, ISSN 1556-6056
Editor:
Institute of Electrical and Electronics Engineers
DOI:
10.1109/lca.2021.3110439
Agile C-states: A Core C-state Architecture for Latency Critical Applications Optimizing both Transition and Cold-Start Latency
(se abrirá en una nueva ventana)
Autores:
Georgia Antoniou, Davide Bartolini, Haris Volos, Marios Kleanthous, Zhe Wang, Kleovoulos Kalaitzidis, Tom Rollet, Ziwei Li, Onur Mutlu, Yiannakis Sazeides, Jawad Haj Yahya
Publicado en:
ACM Transactions on Architecture and Code Optimization, Edición 21, 2024, Página(s) 1-26, ISSN 1544-3566
Editor:
Association for Computing Machinary, Inc.
DOI:
10.1145/3674734
Unified Holistic Memory Management Supporting Multiple Big Data Processing Frameworks over Hybrid Memories
(se abrirá en una nueva ventana)
Autores:
Lei Chen, Jiacheng Zhao, Chenxi Wang, Ting Cao, John Zigman, Haris Volos, Onur Mutlu, Fang Lv, Xiaobing Feng, Guoqing Harry Xu, Huimin Cui
Publicado en:
ACM Transactions on Computer Systems, Edición 39, 2023, Página(s) 1-38, ISSN 0734-2071
Editor:
Association for Computing Machinary, Inc.
DOI:
10.1145/3511211