Skip to main content
Ir a la página de inicio de la Comisión Europea (se abrirá en una nueva ventana)
español es
CORDIS - Resultados de investigaciones de la UE
CORDIS
Contenido archivado el 2024-04-15

High Yield and High Reliability ULSI System

Objetivo

The objective of the HYETI project was to develop the design methodology, design tools and architecture necessary to achieve high yields on ULSI (Ultra Large Scale Integration) and WSI (Wafer Scale Integration) integrated circuits. The yield models, specialised architectures and focused CAD tools required for reconfiguration at the end of manufacture were to be studied in this project. Because defect densities in modern process technology are such that working wafer scale circuits can only be manufacturedby introducing redundancy into a chip, enabling the defects to be avoided by reconfiguration during production, this work was of high value.
The need to produce a demonstrator to focus the many multi-discipline, interrelated facets of the WSI design problem was an important consideration from the start of the project.
The objective of the project was to develop the design methodology, design tools and architecture necessary to achieve high yields on ultra large scale integration (ULSI) and wafer scale integration (WSI) integrated circuits. The yield models, specialised architectures and focused computer aided design (CAD) tools required for reconfiguration at the end of manufacture were to be studied in this project.

As a conclusion to the work on yield analyses, the project found that the most satisfactory way to handle yield prediction for a specific topology is by graphic simulation. 2 architectures were selected for WSI implementation after a wide investigation: a 2-dimensional fast Fourier transform (FFT) processor and a processor array. After extensive investigation, the decision was taken during this preproject study to design and manufacture, in the follow up project, a 4 Mbit static random access memory (RAM), a systolic array and a reconfigurable 16-bit microprocessor.
As a conclusion to the work on yield analyses, the project found that the most satisfactory way to handle yield prediction for a specific topology is by graphic simulation.
Two architectures were selected for WSI implementation after a wide investigation: a 2-D Fast Fourier Transform (FFT) processor, and a processor array. After extensive investigation, the decision was taken during this pre-project study to design and manufacture, in the follow-up project, a 4 Mbit static RAM, a systolic array and a reconfigurable 16-bit microprocessor.
As this was just a one-year pre-project to investigate the feasibility of WSI, only limited results were achieved. The work, with an adjusted workplan and modification in the partnership, has been continued under project 824.

Ámbito científico (EuroSciVoc)

CORDIS clasifica los proyectos con EuroSciVoc, una taxonomía plurilingüe de ámbitos científicos, mediante un proceso semiautomático basado en técnicas de procesamiento del lenguaje natural. Véas: El vocabulario científico europeo..

Para utilizar esta función, debe iniciar sesión o registrarse

Programa(s)

Programas de financiación plurianuales que definen las prioridades de la UE en materia de investigación e innovación.

Tema(s)

Las convocatorias de propuestas se dividen en temas. Un tema define una materia o área específica para la que los solicitantes pueden presentar propuestas. La descripción de un tema comprende su alcance específico y la repercusión prevista del proyecto financiado.

Datos no disponibles

Convocatoria de propuestas

Procedimiento para invitar a los solicitantes a presentar propuestas de proyectos con el objetivo de obtener financiación de la UE.

Datos no disponibles

Régimen de financiación

Régimen de financiación (o «Tipo de acción») dentro de un programa con características comunes. Especifica: el alcance de lo que se financia; el porcentaje de reembolso; los criterios específicos de evaluación para optar a la financiación; y el uso de formas simplificadas de costes como los importes a tanto alzado.

Datos no disponibles

Coordinador

SGS Thomson Microelectronics SA
Aportación de la UE
Sin datos
Dirección
17 avenue des Martyrs
38340 Grenoble
Francia

Ver en el mapa

Coste total

Los costes totales en que ha incurrido esta organización para participar en el proyecto, incluidos los costes directos e indirectos. Este importe es un subconjunto del presupuesto total del proyecto.

Sin datos

Participantes (8)

Mi folleto 0 0