Skip to main content
European Commission logo print header

Integrated Cicuit Testing Software

Objetivo

The project is in the semiconductor testing software field.
In the semiconductors testing process, nowadays most of the test programs are implemented manually combining vector sequences generated by automated tools (ATPG, automated test pattern generator). This implementation embeds the possibility of human errors, which can cause yield loss (“over-testing”), or quality (test escape, “under-testing”) problems.
In our innovation:
- the requirement and test specification, the test program implementation and verification are based on formal modeling.
- Ad-hoc traceability algorithms have been identified and experimented.
- Advanced data analysis techniques are applied
- Correlation techniques are implemented to forecast device reliability.
Europe has a strong share in the semiconductor market (STMicroelectronics, Infineon and NXP, already customers of ours).
One of the more important global challenge is the development of new testing technologies and approach that lives up to the growing rate and complexities of the semiconductor industry.
The industrial user needs addressed by our innovation are:.
- Reduction of test escapes
- Reduction of the development effort of test programs
- Controlled and documented test development process.

Technical/industrial feasibility objectives
- Study for the adaptation of the SME’s existing industrial capability to the production of the final product and processes optimization, gap analysis and costs quantification
- Due diligence on regulatory requirements
- Plan for intellectual Property (IP) management.

Economic Feasibility objectives:
- Market study and definition of the marketing approach,
- Economic risk assessment.
- Analysis of the economic feasibility
- Quantification of the capital and investments required
- Development of a financial program
- Detection of bottlenecks in the ability to increase profitability of the enterprise through innovation.

We intend to participate also at the SME phase 2 .

Convocatoria de propuestas

H2020-SMEInst-2014-2015

Consulte otros proyectos de esta convocatoria

Convocatoria de subcontratación

H2020-SMEINST-1-2015

Régimen de financiación

SME-1 - SME instrument phase 1

Coordinador

NPLUST SEMICONDUCTOR APPLICATION CENTER SRL
Aportación neta de la UEn
€ 50 000,00
Dirección
LOCALITA CASTELFRANCO 132
05026 MONTECASTRILLI
Italia

Ver en el mapa

Pyme

Organización definida por ella misma como pequeña y mediana empresa (pyme) en el momento de la firma del acuerdo de subvención.

Región
Centro (IT) Umbria Terni
Tipo de actividad
Private for-profit entities (excluding Higher or Secondary Education Establishments)
Enlaces
Coste total
€ 71 429,00