Skip to main content
Ir a la página de inicio de la Comisión Europea (se abrirá en una nueva ventana)
español es
CORDIS - Resultados de investigaciones de la UE
CORDIS
Contenido archivado el 2024-05-14

Damascene architecture for multilevel interconnections

CORDIS proporciona enlaces a los documentos públicos y las publicaciones de los proyectos de los programas marco HORIZONTE.

Los enlaces a los documentos y las publicaciones de los proyectos del Séptimo Programa Marco, así como los enlaces a algunos tipos de resultados específicos, como conjuntos de datos y «software», se obtienen dinámicamente de OpenAIRE .

Resultados aprovechables

The main goal of the DAMASCENE project was to investigate alternative materials and architectures of interconnects for overcoming expected limitations of subquarter CMOS electronic components (in terms of manufacturing, feasibility and electrical parasitic capacitance performance). Due to its lower resistivity, copper has been chosen to replace aluminium as metal for interconnects. So, several options for copper and associated barriers depositions were investigated: full CVD (Chemical Vapour Deposition) approach including CVD barrier with CVD copper for complete pattern filling or a low- cost approach using PVD (Physical Vapour Deposition) barrier and an IMP (Ionized Metal Plasma) copper seed layer in combination with copper electroplating for interconnect groove filling. Substantial work was done on development and evaluation of CMP (Chemical Mechanical Polishing) processes for copper and conductive barrier layers. In order to prepare the next process generation, new low tolerance materials like FLARE, PBO or SILK have been investigated. An assessment of the process feasibility of these dielectrics in a DAMASCENE architecture has been done. As the patterning was supported by the contribution of the ESPRIT-ACE project, several strategies were followed to etch dual damascene structures in oxide: self- aligned dual damascene or via first dual damascene. Finally, a preferred process flow for interconnect integration has been defined by the Consortium and ST Microelectronics/GRESSI have successfully demonstrated the feasibility of a double- level metal with a copper dual damascene on a 2 cm2 electronic component.

Buscando datos de OpenAIRE...

Se ha producido un error en la búsqueda de datos de OpenAIRE

No hay resultados disponibles

Mi folleto 0 0