Skip to main content
Przejdź do strony domowej Komisji Europejskiej (odnośnik otworzy się w nowym oknie)
polski pl
CORDIS - Wyniki badań wspieranych przez UE
CORDIS
Zawartość zarchiwizowana w dniu 2024-05-14

Damascene architecture for multilevel interconnections

CORDIS oferuje możliwość skorzystania z odnośników do publicznie dostępnych publikacji i rezultatów projektów realizowanych w ramach programów ramowych HORYZONT.

Odnośniki do rezultatów i publikacji związanych z poszczególnymi projektami 7PR, a także odnośniki do niektórych konkretnych kategorii wyników, takich jak zbiory danych i oprogramowanie, są dynamicznie pobierane z systemu OpenAIRE .

Wyniki nadające się do wykorzystania

The main goal of the DAMASCENE project was to investigate alternative materials and architectures of interconnects for overcoming expected limitations of subquarter CMOS electronic components (in terms of manufacturing, feasibility and electrical parasitic capacitance performance). Due to its lower resistivity, copper has been chosen to replace aluminium as metal for interconnects. So, several options for copper and associated barriers depositions were investigated: full CVD (Chemical Vapour Deposition) approach including CVD barrier with CVD copper for complete pattern filling or a low- cost approach using PVD (Physical Vapour Deposition) barrier and an IMP (Ionized Metal Plasma) copper seed layer in combination with copper electroplating for interconnect groove filling. Substantial work was done on development and evaluation of CMP (Chemical Mechanical Polishing) processes for copper and conductive barrier layers. In order to prepare the next process generation, new low tolerance materials like FLARE, PBO or SILK have been investigated. An assessment of the process feasibility of these dielectrics in a DAMASCENE architecture has been done. As the patterning was supported by the contribution of the ESPRIT-ACE project, several strategies were followed to etch dual damascene structures in oxide: self- aligned dual damascene or via first dual damascene. Finally, a preferred process flow for interconnect integration has been defined by the Consortium and ST Microelectronics/GRESSI have successfully demonstrated the feasibility of a double- level metal with a copper dual damascene on a 2 cm2 electronic component.

Wyszukiwanie danych OpenAIRE...

Podczas wyszukiwania danych OpenAIRE wystąpił błąd

Brak wyników

Moja broszura 0 0