Risultati finali Demonstrators, pilots, prototypes (5) Independent run-time energy support, and predictability, segregation and resilience mechanisms Independent run-time energy support, and predictability, segregation and resilience mechanisms. The independent set of methods containing: (1) the dynamic energy management policies, (2) scheduling algorithms for managing computation and communication in a predictable way, (3) segregation mechanisms for safety/security support and (4) mechanisms for resilience support; and a report describing it. First release of the meta parallel programming abstraction and the single-criterion performance-aware First release of the meta parallel programming abstraction and the single-criterion performance- aware component. First released of the meta parallel programming abstraction applying single-criterion optimization model transformation; and the performance-aware single-criterion optimization component (not integrated with other optimization components) and a report describing it. Single-criterion AMPERE ecosystem Single-criterion AMPERE ecosystem. Synthesis tools, the software stack integrating run-time libraries, OS and hypervisor, addressing single-criterion optimisations; and a report describing it. Single-criterion operating systems and hypervisor software Single-criterion operating systems and hypervisor software. Preliminary version of: (1) the GPOS and RTOS supporting single-criterion run-time frameworks and (2) the PikeOS supporting singlecriterion run-time frameworks and OSs; and a user manual for installing and configuring them. First release of the meta model-driven abstraction release First release of the meta model-driven abstraction release. First release of the meta model-driven abstraction, upon which single-criterion optimization model transformations have been applied. Documents, reports (13) Progress Report for Technical Review Progress report describing the project activities performed during the first 9 months of the project. Communication and Dissemination Plan Communication and Dissemination Plan. Description of the communication and dissemination strategy and the activities to be undertaken to achieve this. Run-time Architecture Run-time Architecture. Specification of the run-time mechanisms to be supported by AMPERE, describing the features and interfaces. Model transformation requirements Model transformation requirements. It contains: (1) Identification of WP2 requirements to capture functional and non-functional constraints, (2) analysis of state-of-the-art synthesis tools. Multi-criteria optimization requirements Multi-criteria optimization requirements. Identification of WP requirements AMPERE ecosystem requirements and integration plan AMPERE ecosystem requirements and integration plan. Identification of requirements,software components and tools common interface and detailed integration plan. Project management plan and quality guidelines Project management plan and quality guidelines. Description of internal management procedures, quality assurance process, and risk evaluation and internal communication tools and mechanisms. Single-criterion energy optimisation framework, predictable execution models and software resilient techniques Single-criterion energy optimisation framework, predictable execution models and software resilient techniques. Report describing: (1) energy-efficiency approaches, (2) the predictable execution models and (3) software resilient solutions for parallel execution, without considering the other constraints. Analysis of functional safety aspects on single-criterion opti- mization and first release of the test bench suite System models requirement and use case selection. Identification of: (1) use case constraints and requirements impose on other WPs, (2) functional safety and security aspects to be addressed. Initial exploitation report Initial exploitation report. Initial analysis of the exploitation context, business opportunities and exploitable results identifications, based on the requirements gathered at Phase 1. Reference parallel heterogeneous hardware selection Reference parallel heterogeneous hardware selection. Survey of the characteristics of analysed parallel heterogeneous platforms, illustrating the selected ones. Initial communication and dissemination report Initial communication and dissemination report. Report of the communication, dissemination and knowledge transfer activities until month 12. Refined AMPERE ecosystem interfaces and integration plan Refined AMPERE ecosystem interfaces and integration plan. Refined AMPERE common interface and integration plan. Open Research Data Pilot (1) Data Management Plan (DMP) Data Management Plan. Analysis of the main elements of the data management policy with regard to all the datasets generated by the project. Other (1) Project management and collaboration tools Project management and collaboration tools. Setup of the project management and collaboration tools, together with a small description report. Pubblicazioni Peer reviewed articles (7) The OpenMP API for High Integrity Systems Autori: Michael Klemm, Eduardo Quiñones, Tucker Taft, Dirk Ziegenbein, Sara Royuela Pubblicato in: ACM SIGAda Ada Letters, Issue 40/2, 2021, Page(s) 48-50, ISSN 1094-3641 Editore: Association for Computing Machinery (ACM) DOI: 10.1145/3463478.3463480 EDF scheduling of real-time tasks on multiple cores Autori: Luca Abeni, Tommaso Cucinotta Pubblicato in: ACM SIGAPP Applied Computing Review, Issue 20/2, 2020, Page(s) 5-18, ISSN 1559-6915 Editore: Association for Computing Machinery (ACM) DOI: 10.1145/3412816.3412817 Real-time Issues in the Ada Parallel Model with OpenMP Autori: Pinho, Luis Miguel Royuela Alcázar, SaraMés informació Quiñones, Eduardo Pubblicato in: ACM SIGAda Ada Letters, Issue 40, num.2, 2021, Page(s) 96-102, ISSN 1094-3641 Editore: Association for Computing Machinery DOI: 10.1145/3463478.3463491 Dynamic partitioned scheduling of real-time tasks on ARM big.LITTLE architectures Autori: Agostino Mascitti, Tommaso Cucinotta, Mauro Marinoni, Luca Abeni Pubblicato in: Journal of Systems and Software, Issue 173, 2021, Page(s) 110886, ISSN 0164-1212 Editore: Elsevier BV DOI: 10.1016/j.jss.2020.110886 Multi-Criteria Optimization of Real-Time DAGs on Heterogeneous Platforms under P-EDF Autori: Tommaso Cucinotta, Alexandre Amory, Gabriele Ara, Francesco Paladino, and Marco Di Natale Pubblicato in: ACM Transactions on Embedded Computing Systems, 2023, ISSN 1539-9087 Editore: Association for Computing Machinary, Inc. DOI: 10.1145/3592609 Performance modeling of heterogeneous HW platforms Autori: Falk Rehm; Dakshina Dasari; Arne Hamann; Michael Pressler; Dirk Ziegenbein; Joerg Seitter; Ignacio Sañudo; Nicola Capodieci; Paolo Burgio; Marko Bertogna Pubblicato in: Microprocessors and Microsystems (MICPRO), Issue November, 2021, ISSN 0141-9331 Editore: Elsevier BV DOI: 10.1016/j.micpro.2021.104336 Optimized Partitioning and Priority Assignment of Real-Time Applications on Heterogeneous Platforms with Hardware Acceleration Autori: Daniel Casini, Paolo Pazzaglia, Alessandro Biondi, Marco Di Natale, Pubblicato in: Journal of Systems Architecture, Issue Volume 124, 2022, ISSN 1383-7621 Editore: Elsevier BV DOI: 10.1016/j.sysarc.2022.102416 Conference proceedings (17) The AMPERE Project: : A Model-driven development framework for highly Parallel and EneRgy-Efficient computation supporting multi-criteria optimization Autori: Eduardo Quinones, Sara Royuela, Claudio Scordino, Paolo Gai, Luis Miguel Pinho, Luis Nogueira, Jan Rollo, Tommaso Cucinotta, Alessandro Biondi, Arne Hamann, Dirk Ziegenbein, Hadi Saoud, Romain Soulat, Bjorn Forsberg, Luca Benini, Gianluca Mando, Luigi Rucher Pubblicato in: 2020 IEEE 23rd International Symposium on Real-Time Distributed Computing (ISORC), 2020, Page(s) 201-206, ISBN 978-1-7281-6958-3 Editore: IEEE DOI: 10.1109/ISORC49007.2020.00042 Heuristic-based task-to-thread mapping in multi-core processors Autori: Samadi Gharajeh, MohammadMés informació Royuela Alcázar, SaraMés informació Pinho, Luis Miguel Carvalho, Tiago Quiñones Moreno, Eduardo Pubblicato in: International Conference on Emerging Technologies and Factory Automation (ETFA), 2022, ISBN 978-1-6654-9996-5 Editore: IEEE DOI: 10.1109/etfa52439.2022.9921453 OpenMP static TDG runtime implementation and its usage in heterogeneous computing Autori: Yu, ChenleMés informació Royuela Alcázar, SaraMés informació Quiñones, Eduardo Pubblicato in: BSC International Doctoral Symposium - 7th BSC Severo Ochoa Doctoral Symposium, Spring 2020, Issue 7, 2020, Page(s) 39-40 Editore: Barcelona Supercomputing Center Building End-to-End IoT Applications with QoS Guarantees Autori: Arne Hamann, Selma Saidi, David Ginthoer, Christian Wietfeld, Dirk Ziegenbein Pubblicato in: 2020 57th ACM/IEEE Design Automation Conference (DAC), Issue 20-24 July, 2020, ISSN 0738-100X Editore: IEEE DOI: 10.1109/dac18072.2020.9218564 Memory Utilization-Based Dynamic Bandwidth Regulation for Temporal Isolation in Multi-Cores Autori: Ahsan Saeed, Dakshina Dasari, Dirk Ziegenbein, Varun Rajasekaran, Falk Rehm, Michael Pressler, Arne Hamann, Daniel Mueller-Gritschneder, Andreas Gerstlauer, Ulf Schlictmann Pubblicato in: 2022 IEEE 28th Real-Time and Embedded Technology and Applications Symposium (RTAS), Issue 4-6 May, 2022, ISBN 978-1-6654-9998-9 Editore: IEEE DOI: 10.1109/rtas54340.2022.00019 Enhancing OpenMP tasking model: performance and portability Autori: Yu, ChenleMés informació Royuela Alcázar, SaraMés informació Quiñones, Eduardo Pubblicato in: International Workshop on OpenMP, Issue IWOMP 2021: OpenMP: Enabling Massive Node-Level Parallelism, 2021, Page(s) 35–49, ISBN 978-3-030-85262-7 Editore: Springer DOI: 10.1007/978-3-030-85262-7_3 OpenMP to CUDA graphs - a compiler-based transformation to enhance the programmability of NVIDIA devices Autori: Chenle Yu, Sara Royuela, Eduardo Quiñones Pubblicato in: Proceedings of the 23th International Workshop on Software and Compilers for Embedded Systems, 2020, Page(s) 42-47, ISBN 9781450371315 Editore: ACM DOI: 10.1145/3378678.3391881 XPySom: High-Performance Self-Organizing Maps Autori: Riccardo Mancini, Antonio Ritacco, Giacomo Lanciano, Tommaso Cucinotta Pubblicato in: 2020 IEEE 32nd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), 2020, Page(s) 209-216, ISBN 978-1-7281-9924-5 Editore: IEEE DOI: 10.1109/sbac-pad49847.2020.00037 Migrating Constant Bandwidth Servers on Multi-Cores Autori: Tommaso Cucinotta, Luca Abeni Pubblicato in: RTNS '21: Proceedings of the 29th International Conference on Real-Time Networks and Systems, 2021, Page(s) 155-164, ISBN 978-1-4503-9001-9 Editore: Association for Computing Machinery DOI: 10.1145/3453417.3453441 A Synergistic Approach to Predictable Compilation and Scheduling on Commodity Multi-Cores Autori: Björn Forsberg, Maxim Mattheeuws, Andreas Kurth, Andrea Marongiu, Luca Benini Pubblicato in: The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, 2020, Page(s) 108-118, ISBN 9781450370943 Editore: ACM DOI: 10.1145/3372799.3394369 Learning based Memory Interference Prediction for Co-running Applications on Multi-Cores Autori: Ahsan Saeed, Daniel Mueller-Gritschneder, Falk Rehm, Arne Hamann, Dirk Ziegenbein, Ulf Schlichtmann, Andreas Gerstlauer Pubblicato in: 2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD), Issue 9 Sept, 2021, ISBN 978-1-6654-3166-8 Editore: IEEE DOI: 10.1109/mlcad52597.2021.9531245 A Data-Driven Approach to Lightweight DVFS-Aware Counter-Based Power Modeling for Heterogeneous Platforms Autori: Sergio Mazzola; Thomas Benz; Björn Forsberg; Luca Benini Pubblicato in: Embedded Computer Systems: Architectures, Modeling, and Simulation, Issue 13511, 2022, Page(s) 346 - 361, ISBN 978-3-031-15074-6 Editore: Springer DOI: 10.1007/978-3-031-15074-6_22 Towards a RISC-V Open Platform for Next-generation Automotive ECUs Autori: Luca Cuomo, Claudio Scordino, Alessandro Ottaviano, Nils Wistoff, Robert Balas, Luca Benini, Errico Guidieri, Ida Maria Savino Pubblicato in: 2023 12th Mediterranean Conference on Embedded Computing (MECO), 2023 Editore: IEEE DOI: 10.1109/meco58584.2023.10154913 An Evaluation of Adaptive Partitioning of Real-time Workloads of Linux Autori: Tommaso Cucinotta, Luca Abeni, D.B. de Oliveira Pubblicato in: Proceedings of the 24th IEEE International Symposium on Real-Time Distributed Computing, 2021, Page(s) 53-61, ISSN 2375-5261 Editore: IEEE DOI: 10.1109/isorc52013.2021.00018 SNE: an Energy-Proportional Digital Accelerator for Sparse Event-Based Convolutions Autori: Alfio Di Mauro; Arpan Suravi Prasad; Zhikai Huang; Matteo Spallanzani; Francesco Conti; Luca Benini Pubblicato in: 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2022, Page(s) 825 - 830, ISBN 978-3-9819263-6-1 Editore: IEEE DOI: 10.23919/date54114.2022.9774552 Simulating Execution Time and Power Consumption of Real-Time Tasks on Embedded Platforms Autori: Gabriele Ara, Tommaso Cucinotta, Agostino Mascitti Pubblicato in: Proceedings of the 37th ACM/SIGAPP International Symposium on Applied Compputing (ACM SAC 2022), 2022, Page(s) 491-500, ISSN 78-1-4503-8713-2 Editore: Association for Computing Machinery DOI: 10.1145/3477314.3507030 Automating the design flow under dynamic partial reconfiguration for hardware-software co-design in FPGA SoC Autori: Biruk Seyoum, Marco Pagani, Alessandro Biondi, Giorgio Buttazzo Pubblicato in: Proceedings of the 36th Annual ACM Symposium on Applied Computing, 2021, Page(s) 481-490, ISBN 9781450381048 Editore: ACM DOI: 10.1145/3412841.3441928 Book chapters (2) A Toolchain to Verify the Parallelization of OmpSs-2 Applications Autori: Simone Economo, Sara Royuela, Eduard Ayguadé, Vicenç Beltran Pubblicato in: Euro-Par 2020: Parallel Processing - 26th International Conference on Parallel and Distributed Computing, Warsaw, Poland, August 24–28, 2020, Proceedings, Issue 12247, 2020, Page(s) 18-33, ISBN 978-3-030-57674-5 Editore: Springer International Publishing DOI: 10.1007/978-3-030-57675-2_2 Static Analysis to Enhance Programmability and Performance in OmpSs-2 Autori: Adrian Munera, Sara Royuela, Roger Ferrer, Raul Peñacoba, Eduardo Quiñones Pubblicato in: High Performance Computing - ISC High Performance 2020 International Workshops, Frankfurt, Germany, June 21–25, 2020, Revised Selected Papers, Issue 12321, 2020, Page(s) 19-33, ISBN 978-3-030-59850-1 Editore: Springer International Publishing DOI: 10.1007/978-3-030-59851-8_2 È in corso la ricerca di dati su OpenAIRE... Si è verificato un errore durante la ricerca dei dati su OpenAIRE Nessun risultato disponibile
