On the Prediction of Hardware Security Properties of HLS Designs Using Graph Neural Networks.
(se abrirá en una nueva ventana)
Autores:
Koufopoulou, Amalia-Artemis, Athanasios Papadimitriou, Aggelos Pikrakis, Mihalis Psarakis, and David Hely
Publicado en:
2023
Editor:
IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)
DOI:
10.1109/dft59622.2023.10313544
Analyzing the single event upset vulnerability of binarized neural networks on SRAM FPGAs.
(se abrirá en una nueva ventana)
Autores:
Souvatzoglou, Ioanna, Athanasios Papadimitriou, Aitzan Sari, Vasileios Vlagkoulis, and Mihalis Psarakis
Publicado en:
2021
Editor:
IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)
DOI:
10.1109/dft52944.2021.9568280
Security and Reliability Evaluation of Countermeasures implemented using High-Level Synthesis.
(se abrirá en una nueva ventana)
Autores:
Koufopoulou, Amalia-Artemis, Kalliopi Xevgeni, Athanasios Papadimitriou, Mihalis Psarakis, and David Hely
Publicado en:
2022
Editor:
IEEE 28th International Symposium on On-Line Testing and Robust System Design (IOLTS)
DOI:
10.1109/iolts56730.2022.9897824