Skip to main content
European Commission logo print header

European, extendable, energy-efficient, energetic, embedded, extensible, Processor Ecosystem

Project description

The first entirely open source European full stack ecosystem

The Barcelona Supercomputing Center (BSC) is leading the EU-funded EuroHPC eProcessor project. Its objective is to deliver the first entirely open source European full stack ecosystem based on the open source reduced instruction set computer, RISC-V Instruction Set Architecture (ISA). In eProcessor, a novel, multi-core out-of-order processor is coupled to multiple diverse accelerators that target traditional high-performance computing (HPC) workloads, as well as extending into mixed and reduced precision workloads for high-performance data analytics, artificial intelligence, machine learning, deep learning and bioinformatics application domains. The eProcessor will be extendable (open source), energy efficient (low power), extreme scale (high performance), suitable for uses in HPC and embedded applications, and easy to extend with on-chip and/or off-chip components.

Objective

The eProcessor ecosystem combines open source software (SW)/hardware (HW) to deliver the first completely open source European full stack ecosystem based on a new RISC-V CPU coupled to multiple diverse accelerators that target traditional HPC and extend into mixed precision workloads for High Performance Data Analytics (HPDA), (AI, ML, DL and Bioinformatics). eProcessor will be extendable (open source), energy-efficient (low power), extreme-scale (high performance), suitable for uses in HPC and embedded applications, and extensible (easy to add on-chip and/or off-chip components), hence, the “e” used as a wildcard in eProcessor proposal name.

eProcessor combines cutting edge research utilizing SW/HW co-design to achieve sustained processor and system performance for (sparse and mixed-precision) HPC and HPDA workloads by combining a high performance low power (architecture and circuit techniques) out-of-order processor core with novel, adaptive on-chip memory structures and management, as well as fault tolerance features. These software-hardware co-design solutions span the full stack from applications to runtimes, tools, OS, and the CPU and accelerators.

eProcessor is able to pursue a full stack (SW and HW) research project by leveraging and extending the work done in multiple European projects like: European Processor Initiative, Low-Energy Toolset for Heterogeneous Computing, MareNostrum Experimental Exascale Platform, POP2 CoE, Tulipp, EuroEXA, and ExaNeSt. By doing so, we can improve the Technical Readiness Level and work with industrial partners that provide a direct path to commercialization. This can only be done with a combination of SW simulation, HW emulation using FPGAs, and real ASIC prototypes that demonstrate the full stack feasibility of the hardware and software. Finally, while the applications we use span IoT to HPC, the ASIC implementation will be in a technology node that can easily be adopted for a near-future HPC implementation.

Coordinator

BARCELONA SUPERCOMPUTING CENTER CENTRO NACIONAL DE SUPERCOMPUTACION
Net EU contribution
€ 1 212 933,13
Address
CALLE JORDI GIRONA 31
08034 Barcelona
Spain

See on map

Region
Este Cataluña Barcelona
Activity type
Research Organisations
Links
Total cost
€ 2 425 866,25

Participants (9)