Autonomous Creation of Analog Integrated Circuits based on Self-Learning of Design Expertise

Información del proyecto

AnalogCreate

Identificador del acuerdo de subvención: 101019982

DOI

10.3030/101019982

Fecha de la firma de la CE 29 Junio 2021

Fecha de inicio 1 Septiembre 2021

Fecha de finalización 31 Agosto 2027

Financiado con arreglo a

• EXCELLENT SCIENCE - European Research Council (ERC)

Coste total

€ 2 500 000,00

Aportación de la UE

€ 2 500 000,00

Coordinado por

KATHOLIEKE UNIVERSITEIT LEUVEN
Belgium

CORDIS proporciona enlaces a los documentos públicos y las publicaciones de los proyectos de los programas marco HORIZONTE.

Los enlaces a los documentos y las publicaciones de los proyectos del Séptimo Programa Marco, así como los enlaces a algunos tipos de resultados específicos, como conjuntos de datos y «software», se obtienen dinámicamente de OpenAIRE .

Publicaciones

Peer reviewed articles (5)

<i>SunPar</i> : An Analytical Design Space Exploration Framework Modeling Performance Uncertainty in Sparse AI Accelerators

Autores: Jiacong Sun, Man Shi, Mahesh Subedar, Georges Gielen, Marian Verhelst
Publicado en: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Edición 45, 2026, Página(s) 2222-2235, ISSN 0278-0070
Editor: Institute of Electrical and Electronics Engineers
DOI: 10.1109/tcad.2025.3613662

A Generalized Constraint Learning and Transfer Methodology with Net-First Graph Neural Network and Selective Topological Search for Hierarchical Analog / Mixed-Signal Circuit Layout Synthesis

Autores: Kaichang Chen, Georges Gielen
Publicado en: ACM Transactions on Design Automation of Electronic Systems, Edición 31, 2026, Página(s) 1-32, ISSN 1084-4309
Editor: Association for Computing Machinary, Inc.
DOI: 10.1145/3722556

Boosting Latent Defect Coverage in Automotive Mixed-Signal ICs using SVM Classifiers

Autores: Nektar Xama; Jhon Gomez Caicedo; Georges Gielen
Publicado en: IEEE Transactions on Computer-Aided Design of Integrated Circuits And Systems, Edición 2023, 2023, ISSN 0278-0070
Editor: Institute of Electrical and Electronics Engineers
DOI: 10.1109/tcad.2023.3244892

AnaCraft: Duel-Play Probabilistic-Model-Based Reinforcement Learning for Sample-Efficient PVT-Robust Analog Circuit Sizing Optimization

Autores: Mohsen Ahmadzadeh, Jan Lappas, Norbert Wehn, Georges Gielen
Publicado en: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Edición 45, 2026, Página(s) 901-914, ISSN 0278-0070
Editor: Institute of Electrical and Electronics Engineers
DOI: 10.1109/tcad.2025.3582175

A Brief 20-Year History and Future Perspectives on Sizing and Layout Synthesis of Analog/RF ICs

Autores: Georges G. E. Gielen
Publicado en: IEEE Design &amp; Test, Edición 42, 2025, Página(s) 63-74, ISSN 2168-2356
Editor: IEEE Computer Society
DOI: 10.1109/mdat.2025.3603144

Other (4)

Analog synthesis 3.0: AI/ML to boost automated design and test ofanalog/mixed-signal ICs

Autores: Georges Gielen
Publicado en: keynote presentation ASP-DAC 2023 conference, Edición 2023, 2023
Editor: IEEE

AI in the edge; the edge of AI

Autores: Georges Gielen
Publicado en: keynote presentation Design, Automation & Test in Europe (DATE) conference, Edición 2022, 2022
Editor: IEEE CEDA

Machine-learning-based synthesis of analog integrated circuits exploiting the self-learning of design expertise

Autores: Georges Gielen
Publicado en: invited presentation MPSoC'22 conference, Edición 2022, 2022
Editor: EDAA/IEEE

DeepDesignAMS: Will Tomorrow’s Analog Integrated Circuits be Generated by AI?

Autores: Georges Gielen
Publicado en: keynote presentation 2025 International Symposium of EDA (ISEDA), Edición 2025, 2025
Editor: IEEE

Conference proceedings (7)

Using Probabilistic Model Rollouts to Boost the Sample Efficiency of Reinforcement Learning for Automated Analog Circuit Sizing

Autores: Mohsen Ahmadzadeh, Georges G. E. Gielen
Publicado en: Proceedings of the 61st ACM/IEEE Design Automation Conference, Edición 2024, 2025, Página(s) 1-6
Editor: ACM
DOI: 10.1145/3649329.3657335

Self-Learning and Transfer Across Topologies of Constraints for Analog / Mixed-Signal Circuit Layout Synthesis

Autores: Kaichang Chen, Georges G.E. Gielen
Publicado en: 2024 Design, Automation &amp;amp; Test in Europe Conference &amp;amp; Exhibition (DATE), Edición 2024, 2024, Página(s) 1-6
Editor: IEEE
DOI: 10.23919/date58400.2024.10546850

Graph-Guided Transfer Learning to Boost the Efficiency of System-Level Optimization of Analog/Mixed-Signal Circuits

Autores: Jiaqi Wang, Georges G.E. Gielen
Publicado en: 2025 62nd ACM/IEEE Design Automation Conference (DAC), Edición 2025, 2025, Página(s) 1-7
Editor: IEEE
DOI: 10.1109/dac63849.2025.11132596

Recent Trends and Perspectives on Defect-Oriented Testing

Autores: P. Bernardi; R. Cantoro; A. Coyette; W. Dobbeleare; M. Fieback; A. Floridia; Georges Gielen; J. Gomez; M. Grosso; A. Guerriero; I. Guglielminetti; S. Hamdioui; G. Insinga; N. Mautone; N. Mirabella; S. Sartoni; M. Sonza Reorda; R. Ullmann; R. Vanhooren; Nektar Xama; L. Wu
Publicado en: proceedings 2022 IEEE 28TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2022), Edición 2022, 2022
Editor: IEEE
DOI: 10.1109/iolts56730.2022.9897647

Hybrid AI-Optimization Method for Latent Defect Detection Through Test Transistor Insertion in Analog Circuits

Autores: Sankhya Bhattacharya, Georges Gielen
Publicado en: 2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD), Edición 2025, 2025, Página(s) 1-4
Editor: IEEE
DOI: 10.1109/smacd65553.2025.11092178

Analog synthesis 3.0: AI/ML to synthesize and test analog ICs: hope or hype ?

Autores: Georges Gielen
Publicado en: proceedings ACM/IEEE Workshop on Machine Learning for CAD (MLCAD), Edición 2024, 2024
Editor: ACM/IEEE
DOI: 10.1109/mlcad58807.2023.10299830

(Invited Paper) AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing

Autores: Mohsen Ahmadzadeh, Kaichang Chen, Georges Gielen
Publicado en: 2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD), Edición 2025, 2025, Página(s) 1-7
Editor: IEEE
DOI: 10.1109/iccad66269.2025.11240818