High Performance, Safe, Secure, Open-Source Leveraged RISC-V Domain-Specific Ecosystems

Informations projet

ISOLDE

N° de convention de subvention: 101112274

DOI

10.3030/101112274

Date de signature de la CE 12 Mai 2023

Date de début 1 Mai 2023

Date de fin 30 Avril 2026

Financé au titre de

• Digital, Industry and Space

Coût total

€ 39 410 109,71

Contribution de l’UE

€ 11 582 733,37

Coordonné par

INFINEON TECHNOLOGIES AG
Germany

CORDIS fournit des liens vers les livrables publics et les publications des projets HORIZON.

Les liens vers les livrables et les publications des projets du 7e PC, ainsi que les liens vers certains types de résultats spécifiques tels que les jeux de données et les logiciels, sont récupérés dynamiquement sur OpenAIRE .

Livrables

Documents, reports (12)

Requirements & specifications on architecture, hardware and software modules and IPs
Description of demonstrators architecture
Intermediate report on foundational IP cores

Report on WP2 work

Safety & Security modules prototype implementation

Prototypes implementation ready for Safety & Security modules, in FPGA

Accelerators prototype implementation

Initial version of the accelerator prototypes, finalized interfaces

Demonstrators Requirements & Specifications
Consolidated Demonstrators Requirements & Specifications
Intermediate Report on Dissemination Activities

Status update on the Dissemination Activities

Initial report on foundational IP cores

Describing unmodified CVA6 and first tasks

Strategic note on Open-source distribution and successful Business Models, incl. status of NewCo

Strategic note on open-source distribution and successful Business Models, incl. status of NewCo

Initial plan on dissemination & exploitation
Initial Architecture Definition

Initial architecture Definition for Safety & Security modules – internal architecture of each component, the ISA for accelerators

Data sets, microdata, etc (1)

Overview of planned IP releases via Virtual Repository and other distribution mechanisms

Publications

Peer reviewed articles (3)

Hardware Acceleration for High-Volume Operations of CRYSTALS-Kyber and CRYSTALS-Dilithium

Auteurs: Xavier Carril, Charalampos Kardaris, Jordi Ribes-GonzáLez, Oriol Farràs, Carles Hernandez, Vatistas Kostalabros, Joel Ulises González-Jiménez, Miquel Moretó
Publié dans: ACM Transactions on Reconfigurable Technology and Systems, Numéro 17, 2024, ISSN 1936-7406
Éditeur: Association for Computing Machinery (ACM)
DOI: 10.1145/3675172

Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine

Auteurs: Prasad, Arpan Suravi; Scherer, Moritz; Conti, Francesco; Rossi, Davide; Di Mauro, Alfio; Eggimann, Manuel; Gómez, Jorge Tómas; Li, Ziyun; Sarwar, Syed Shakib; Wang, Zhao; De Salvo, Barbara; Benini, Luca
Publié dans: IEEE Journal of Solid-State Circuits, 2024, ISSN 1558-173X
Éditeur: IEEE
DOI: 10.1109/JSSC.2024.3385987

Expanding SafeSU capabilities by leveraging security frameworks for contention monitoring in complex SoCs

Auteurs: Pablo Andreu, Sergi Alcaide, Pedro Lopez, Jaume Abella, Carles Hernandez
Publié dans: Future Generation Computer Systems, Numéro 163, 2024, ISSN 0167-739X
Éditeur: Elsevier BV
DOI: 10.1016/j.future.2024.107518

Conference proceedings (13)

The ISOLDE Space Demonstrator: A Platform for AI Applications on Satellites

Auteurs: Emanuele Valpreda, Roberto Morelli, Antonio Sciarappa, Davide Di Ienno, Carlo Ciancarelli, Paolo Serri, Valeria Parascandolo, Antonio Leboffe, Dario Pascucci, Daniele Gregori, Mattia Paladino, Daniele Jahier Pagliari, Alessio Burrello, Sara Vinco, Gianv
Publié dans: 2025
Éditeur: RISC-V in Space workshop

The European Chips Act, The ISOLDE Project, and Open-Source Hardware

Auteurs: Krenn, Willibald; Wilson, Andrew; Suresh, Ambily; Freiberger, Manuel
Publié dans: 2024 Argentine Conference on Electronics (CAE), 2024
DOI: 10.5281/ZENODO.15479371

TIE Micro – Chiplets and Next-gen Packaging

Auteurs: Cătălin Bogdan Ciobanu, Dan Manolescu, Roxana Vlăduţă, Luciana Chiţu, Cosmin Moisă, Marcel Manofu, Paul Svasta
Publié dans: 2024 IEEE 30th International Symposium for Design and Technology in Electronic Packaging (SIITME), 2024
Éditeur: IEEE
DOI: 10.1109/SIITME63973.2024.10814902

A Model-Driven Architecture Approach to Efficient and Adaptable Software Code Generation

Auteurs: Mayuri Bhadra, Daniel Albert, Ungsang Yun, Robert Kunzelmann, Daniela Sanchez Loperera and Wolfgang Ecker, Infineon Technologies AG, Munich
Publié dans: MBMV 2024 Proceedings, Numéro 2024, 2024, ISBN 978-3-8007-6267-5
Éditeur: VDE

A Hardware Accelerator for Secure Communications through Post Quantum Cryptography

Auteurs: Suresh, Ambily; Wilson, Andrew; Gigena-Ivanovich, Diego; Freiberger, Manuel; Krenn, Willibald
Publié dans: 2025
Éditeur: Zenodo and RISC-V in SPACE Conference
DOI: 10.5281/ZENODO.15480569

Open-Source Timing-Monitor Co-Processor in RISC-V Safety Infrastructure

Auteurs: Mehlhop, Sven; Oppenheimer, Frank; Walter, Jörg
Publié dans: 2025
DOI: 10.5281/ZENODO.16418944

Onchip Traffic Injection to Counteract Timing Side-Channel Attacks

Auteurs: Francisco Fuentes, Sergi Alcaide, Raimon Casanova, Jaume Abella; †Barcelona Supercomputing Center (BSC) ‡Microelectronic and Electronic Systems Department, Barcelona, Spain Universitat Aut`onoma de Barcelona (UAB), Bellaterra, Spain
Publié dans: Embedded Real Time Systems (ERST) 2024 conference, Numéro 2024, 2024
Éditeur: HAL

RISC-V Processor Technologies for Aerospace Applications in the ISOLDE Project

Auteurs: Fornaciari William; Reghenzani Federico; Agosta Giovanni; Zoni Davide; Galimberti Andrea; Conti Francesco; Tortorella Yvan; Parisi Emanuele; Barchi Francesco; Bartolini Andrea; Acquaviva Andrea; Gregori Daniele; Cognetta Salvatore; Ciancarelli Carlo; Lebo
Publié dans: Proceedings of Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2023, Numéro 14385, 2023, ISBN 978-3-031-46077-7
Éditeur: Springer Nature Switzerland
DOI: 10.1007/978-3-031-46077-7_24

MX: Enhancing RISC-V's Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication

Auteurs: Perotti, Matteo; Zhang, Yichao; Cavalcante, Matheus; Mustafa, Enis; Benini, Luca
Publié dans: DATE 2024 Conference Proceedings, Numéro 2024, 2024
Éditeur: IEEE
DOI: 10.48550/arxiv.2401.04012

SafeLS: An Open Source Implementation of a Lockstep NOEL-V RISC-V Core

Auteurs: Sarraseca Julian, Marcel; Alcaide Portet, Sergi; Fuentes Díaz, Francisco Javier; Rodríguez Rivas, Juan Carlos; Chang, Feng; Lasfar, Ilham; Canal Corretger, Ramon; Cazorla Almeida, Francisco Javier; Abella Ferrer, Jaume
Publié dans: IEEE 29th International Symposium on On-Line Testing and Robust System Design (IOLTS), 2023, Numéro 2023, 2023, ISBN 979-8-3503-4135-5
Éditeur: IEEE
DOI: 10.1109/iolts59296.2023.10224867

Black-Box IP Validation with the SafeTI Traffic Injector: A Success Story

Auteurs: Fuentes, Francisco; Alcaide Portet, Sergi; Casanova, Raimon; Abella Ferrer, Jaume
Publié dans: IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2023, Numéro 2023, 2023, ISBN 979-8-3503-1500-4
Éditeur: IEEE
DOI: 10.1109/dft59622.2023.10313565

Model Predictive Control Acceleration on RISC-V

Auteurs: Kostal, Martin
Publié dans: 2025
DOI: 10.5281/ZENODO.15556757

A Comparative Analysis of ARM and RISC-V ISAs for Deeply Embedded Systems

Auteurs: Natalie Simson, Ares Tahiraga and Wolfgang Ecker, Infineon Technologies AG, Munich
Publié dans: MBMV 2024 Proceedings, Numéro 2024, 2024, ISBN 978-3-8007-6267-5
Éditeur: VDE

Other (7)

Fast RISC-V Firmware Validation with QEMU

Auteurs: Haxel, Frederik
Publié dans: 2024
DOI: 10.5281/ZENODO.15535717

Bridging Domains in Large-scale Complex and Critical Systems, 2025 Ed.

Auteurs: Robinson, Charles; Lalis, Spyros; Le Phuoc, Danh; Zoitl, Alois; Fratu, Octavian
Publié dans: 2025
DOI: 10.5281/ZENODO.14920026

On-chip Traffic Injection to Counteract Timing Side-Channel Attacks

Auteurs: Fuentes Diaz, Francisco Javier; Alcaide, Sergi; Casanova Mohr, Raimon; Abella, Jaume
Publié dans: 2024
DOI: 10.5281/ZENODO.15576718

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency

Auteurs: Perotti, Matteo; Riedel, Samuel; Cavalcante, Matheus; BENINI, LUCA
Publié dans: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2025
DOI: 10.48550/ARXIV.2309.10137

The ISOLDE Space Demonstrator: A Platform for AI Applications on Satellites

Auteurs: Valpreda, Emanuele; Morelli, Roberto; Sciarappa, Antonio; Di Ienno, Davide; Ciancarelli, Carlo; Serri, Paolo; Parascandolo, Valeria; Leboffe, Antonio; Pascucci, Dario; Gregori, Daniele; Paladino, Mattia; JAHIER PAGLIARI, DANIELE; Burrello, Alessio; Urgese, Gianvito; Vinco, Sara; Martina, Maurizio; Masera, Guido; Fornaciari, William; Reghenzani, Federico; Galimberti, Andrea; ZONI, DAVIDE; Agosta, Giovanni; Acquaviva, Andrea; Conti, Francesco
Publié dans: 2025
DOI: 10.5281/ZENODO.15599222

Envisioning a Safety Island to Enable HPC Devices in Safety-Critical Domains

Auteurs: Abella, Jaume; Cazorla, Francisco J.; Alcaide, Sergi; Paulitsch, Michael; Peng, Yang; Gouveia, Inês Pinto
Publié dans: (White Paper), Numéro 2023, 2023
Éditeur: ArXiv
DOI: 10.48550/arxiv.2307.11940

An Open-Source Safety Monitor Co-Processor for RISC-V Leveraging Contract-Based Design and Configurable Monitors

Auteurs: Mehlhop, Sven; Walter, Jörg; Oppenheimer, Frank
Publié dans: 2025
DOI: 10.13140/RG.2.2.12593.90728