Other documents
- D2.1 - 300 mm diameter SOI wafers with with tSi = 10 nm and variation < 0.35 nm, σ_ tSi = 0.15 nm
- D3.3 Gated Resistors: Nanometrology and electrical characteristics
- D3.2. Nanometrology protocol for Gated resistor
- User's guide for quantum simulator
- D5.2. Month 12 report
- D3.1 Die-level electrical test protocol for Gated Resistors
- Publishable summary M1-M18
- D4.2. TEM cross sections on prototype Gated Resistors
- Publishable summary
- D1.1. 3D quantum simulation of variable barrier transistor
