Extending Coherence for Hardware-Driven Optimizations in Multicore Architectures

Publicaciones

Analysis of the Interactions Between ILP and TLP With Hardware Transactional Memory

Autores: Víctor Nicolás-Conesa, Rubén Titos-Gil, Ricardo Fernández-Pascual, Alberto Ros, Manuel E. Acacio
Publicado en: Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP), 2022, Página(s) 157--164, ISBN 978-1-6654-6958-6
Editor: IEEE Computer Society
DOI: 10.1109/pdp55904.2022

Rebasing Microarchitectural Research with Industry Traces

Autores: Josué Feliu, Arthur Perais, Daniel Jimenez, Alberto Ros
Publicado en: International Symposium on Workload Characterization (IISWC), Edición 2023, 2023, Página(s) 100--114, ISBN 979-8-3503-0317-9
Editor: IEEE
DOI: 10.1109/iiswc59245.2023.00027

ITSLF: Inter-Thread Store-to-Load Forwarding in Simultaneous Multithreading

Autores: Josué Feliú, Alberto Ros, Manuel E. Acacio, Stefanos Kaxiras
Publicado en: International Symposium on Microarchitecture (MICRO), Edición 54th, 2021, Página(s) 1296-1308, ISBN 978-1-4503-8557-2
Editor: IEEE/ACM
DOI: 10.1145/3466752.3480086

BL∪E: A Timely, IP-based Data Prefetcher

Autores: Alberto Ros
Publicado en: The 1st ML-Based Data Prefetching Competition. ML for Computer Architecture and Systems, Edición 1st, 2021, Página(s) 4
Editor: Google

MBPlib: Modular Branch Prediction Library

Autores: Emilio Dominguez-Sanchez, Alberto Ros
Publicado en: International Symposium on Performance Analysis of Systems and Software (ISPASS), Edición 2023, 2023, Página(s) 71--80, ISBN 979-8-3503-9739-0
Editor: IEEE Computer Society
DOI: 10.1109/ispass57527.2023.00016

A Cost-Effective Entangling Prefetcher for Instructions

Autores: Alberto Ros, Alexandra Jimborean
Publicado en: International Symposium on Computer Architecture (ISCA), Edición 48th, 2021, Página(s) 99-111, ISBN 978-1-6654-3333-4
Editor: ACM
DOI: 10.1109/isca52012.2021.00017

Regional Out-of-Order Writes in Total Store Order

Autores: Sawan Singh, Alexandra Jimborean, Alberto Ros
Publicado en: Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques, 2020, Página(s) 205-216, ISBN 9781450380751
Editor: ACM
DOI: 10.1145/3410463.3414645

Boosting Store Buffer Efficiency with Store-Prefetch Bursts

Autores: Juan M. Cebrian, Stefanos Kaxiras, Alberto Ros
Publicado en: 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2020, Página(s) 568-580, ISBN 978-1-7281-7383-2
Editor: IEEE
DOI: 10.1109/micro50266.2020.00054

Splash-4: Improving Scalability with Lock-Free Constructs

Autores: Eduardo José Gómez-Hernández, Ruixiang Shao, Christos Sakalis, Stefanos Kaxiras, Alberto Ros
Publicado en: International Symposium on Performance Analysis of Systems and Software (ISPASS),, Edición 2021, 2021, Página(s) 235-236, ISBN 978-1-7281-8643-6
Editor: IEEE
DOI: 10.1109/ispass51385.2021.00044

Berti: An Accurate Local-Delta Data Prefetcher

Autores: Agustín Navarro-Torres, Biswabandan Panda, Jesús Alastruey-Benedé, Pablo Ibáñez, V. Viñals-Yúfera, Alberto Ros
Publicado en: International Symposium on Microarchitecture (MICRO), 2022, Página(s) 975--991, ISBN 978-1-6654-6272-3
Editor: ACM/IEEE
DOI: 10.1109/micro56248.2022.00072

Free Atomics: Hardware Atomic Operations without Fences

Autores: Ashkan Asgharzadeh, Juan M. Cebrian, Arthur Perais, Stefanos Kaxiras, Alberto Ros
Publicado en: International Symposium on Computer Architecture (ISCA), 2022, Página(s) 14--26, ISBN 978-1-4503-8610-4
Editor: ACM
DOI: 10.1145/3470496.3527385

Exploring Instruction Fusion Opportunities in General Purpose Processors

Autores: Sawan Singh, Arthur Perais, Alexandra Jimborean, Alberto Ros
Publicado en: Exploring Instruction Fusion Opportunities in General Purpose Processors, 2022, Página(s) 199--212, ISBN 978-1-6654-6272-3
Editor: ACM/IEEE
DOI: 10.1109/micro56248.2022.00026

CELLO: Compiler-Assisted Efficient Load-Load Ordering in Data-Race-Free Regions

Autores: Sawan Singh, Josué Feliu, Manuel E. Acacio, Alexandra Jimborean, Alberto Ros
Publicado en: International Conference on Parallel Architectures and Compilation Techniques (PACT), Edición 32nd, 2023, Página(s) 1--13, ISBN 979-8-3503-4254-3
Editor: IEEE
DOI: 10.1109/pact58117.2023.00009

Composite Instruction Prefetching: Combining Complementary Instruction Prefetchers

Autores: Gino Chacon, Elba Garza, Alexandra Jimborean, Alberto Ros, Paul Gratz, Daniel Jimenez, Samira Mirbagher-Ajorpaz
Publicado en: IEEE International Conference on Computer Design (ICCD), Edición 40th, 2022, Página(s) 471--478, ISBN 978-1-6654-6187-0
Editor: IEEE Computer Society
DOI: 10.1109/iccd56317.2022.00076

Speculative Enforcement of Store Atomicity

Autores: Alberto Ros, Stefanos Kaxiras
Publicado en: 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2020, Página(s) 555-567, ISBN 978-1-7281-7383-2
Editor: IEEE
DOI: 10.1109/micro50266.2020.00053

Splash-4: A Modern Benchmark Suite with Lock-Free Constructs

Autores: Eduardo José Gómez-Hernández, Juan Manuel Cebrian, Stefanos Kaxiras, Alberto Ros
Publicado en: International Symposium on Workload Characterization (IISWC), Edición 2022, 2022, Página(s) 51--64, ISBN 978-1-6654-8799-3
Editor: IEEE Computer Society
DOI: 10.1109/iiswc55918.2022.00015

Effective Context-Sensitive Memory Dependence Prediction

Autores: Sebastian S. Kim, Alberto Ros
Publicado en: Symposium on High Performance Computer Architecture (HPCA), Edición 30th, 2024, Página(s) 515--527, ISBN 979-8-3503-9314-9
Editor: IEEE
DOI: 10.1109/hpca57654.2024.00045

Clearing the Shadows - Recovering Lost Performance for Invisible Speculative Execution through HW/SW Co-Design

Autores: Kim-Anh Tran, Christos Sakalis, Magnus Själander, Alberto Ros, Stefanos Kaxiras, Alexandra Jimborean
Publicado en: Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques, 2020, Página(s) 241-254, ISBN 9781450380751
Editor: ACM
DOI: 10.1145/3410463.3414640

Efficient, Distributed, and Non-Speculative Multi-Address Atomic Operations

Autores: Eduardo José Gómez-Hernández, Rubén Titos-Gil, Juan Manuel Cebrián, Stefanos Kaxiras, Alberto Ros
Publicado en: International Symposium on Microarchitecture (MICRO), Edición 54th, 2021, Página(s) 337-349, ISBN 978-1-4503-8557-2
Editor: IEEE/ACM
DOI: 10.1145/3466752.3480073

TSOPER: Efficient Coherence-Based Strict Persistency

Autores: Per Ekemark, Yuan Yao, Alberto Ros, Konstantinos Sagonas, Stefanos Kaxiras
Publicado en: Symposium on High Performance Computer Architecture (HPCA), Edición 27th, 2021, Página(s) 125-138, ISBN 978-1-6654-4670-9
Editor: IEEE
DOI: 10.1109/hpca51647.2021.00021

The Entangling Instruction Prefetcher

Autores: Alberto Ros, Alexandra Jimborean
Publicado en: The 1st Instruction Prefetching Championship (IPC-1), 2020, Página(s) 4
Editor: NC State University

On the Interactions between ILP and TLP with Hardware Transactional Memory

Autores: Víctor Nicolás-Conesa, Rubén Titos-Gil, Ricardo Fernández-Pascual, Alberto Ros, Manuel E. Acacio
Publicado en: Microprocessors and Microsystems (MICPRO), Edición 104, 2024, Página(s) 104975, ISSN 0141-9331
Editor: Elsevier BV
DOI: 10.1016/j.micpro.2023.104975

Alberto Ros, Alexandra Jimborean

Autores: Wrong-Path-Aware Entangling Instruction Prefetcher
Publicado en: IEEE Transactions on Computers (TC), Edición 73 (2), 2024, Página(s) 548--559, ISSN 0018-9340
Editor: Institute of Electrical and Electronics Engineers
DOI: 10.1109/tc.2023.3337308

Speculative Inter-Thread Store-to-Load Forwarding in SMT Architectures

Autores: Josué Feliu, Alberto Ros, Manuel E. Acacio, Stefanos Kaxiras
Publicado en: Journal of Parallel Distributed Computing (JPDC), Edición 173, 2023, Página(s) 94--106, ISSN 0743-7315
Editor: Academic Press
DOI: 10.1016/j.jpdc.2022.11.007

Compiler-Assisted Compaction/Restoration of SIMD Instructions

Autores: Juan Manuel Cebrian, Thibaud Balem, Adrian Barredo, Marc Casas, Miquel Moreto, Alberto Ros, Alexandra Jimborean
Publicado en: IEEE Transactions on Parallel and Distributed Systems (TPDS), Edición 33 (4), 2022, Página(s) 779-791, ISSN 1045-9219
Editor: Institute of Electrical and Electronics Engineers
DOI: 10.1109/tpds.2021.3091015

The Entangling Instruction Prefetcher

Autores: Alberto Ros, Alexandra Jimborean
Publicado en: IEEE Computer Architecture Letters, Edición 19/2, 2020, Página(s) 84-87, ISSN 1556-6056
Editor: Institute of Electrical and Electronics Engineers
DOI: 10.1109/lca.2020.3002947

DeTraS: Delaying Stores for Friendly-Fire Mitigation in Hardware Transactional Memory

Autores: Rubén Titos-Gil, Ricardo Fernández-Pascual, Manuel E. Acacio, Alberto Ros
Publicado en: IEEE Transactions on Parallel and Distributed Systems (TPDS), Edición 33 (1), 2022, Página(s) 1--13, ISSN 1045-9219
Editor: Institute of Electrical and Electronics Engineers
DOI: 10.1109/tpds.2021.3085210

Analysing Software Prefetching Opportunities in Hardware Transactional Memory

Autores: Marina Shimchenko, Rubén Titos-Gil, Ricardo Fernández-Pascual, Manuel E. Acacio, Stefanos Kaxiras, Alberto Ros, Alexandra Jimborean
Publicado en: Journal of Supercomputing (SUPE), Edición 78, 2022, Página(s) 919–944, ISSN 0920-8542
Editor: Kluwer Academic Publishers
DOI: 10.1007/s11227-021-03897-z

Derechos de propiedad intelectual

SYSTEM AND METHOD FOR PREFETCHING BURSTS ACCESSES TO CONTIGUOUS MEMORY LOCATIONS

Número de solicitud/publicación: 20 382900
Fecha: 2020-10-13
Solicitante(s): UNIVERSIDAD DE MURCIA

Buscando datos de OpenAIRE...

Publicaciones

Derechos de propiedad intelectual

Compartir esta página

Descargar