Skip to main content
European Commission logo print header

SGA1 (Specific Grant Agreement 1) OF THE EUROPEAN PROCESSOR INITIATIVE (EPI)

Project description

On the road to exascale computing

The European Processor Initiative (EPI), an ambitious programme to develop low-power microprocessors for domestic supercomputers, is poised to change high-performance computing in Europe. The EU-funded project EPI SGA1 will be the first phase of the EPI, whose aim is to design and develop the first European system-on-chip and accelerator processors for high-performance computing. Both elements will be implemented and validated in a prototype that will become the basis for a full exascale machine. Application areas of the EPI processors are not limited to high-performance computing, but also cover trusted IT infrastructure, big data and emerging applications such as computing for autonomous driving.

Objective

The EPI SGA1 project will be the first phase of the European Processor Initiative FPA, whose aim is to design and implement a roadmap for a new family of low-power European processors for extreme scale computing, high-performance Big-Data and a range of emerging applications. EPI SGA1 will:
- Develop the roadmap for the full length of the EPI initiative
- Develop the first generation of technologies through a co-design approach (IPs for general-purpose HPC processors, for accelerators, for trusted chips, software stacks and boards)
- Tape-out of the first generation chip by integrating the IPs developed
- Validate this chip in the HPC context and in the automotive context using a demonstration platform
The project will deliver a high performance, low power processor, implementing vector instructions and specific accelerators with high bandwidth memory access. The EPI processor will also meet high security and safety requirements. This will be achieved through intensive use of simulation, development of a complete software stack and tape-out in the most advanced semiconductor process node. SGA1 will provide a competitive chip that can effectively address the requirements of the HPC, AI, automotive and trusted IT infrastructure markets.

æ

Coordinator

BULL SAS
Net EU contribution
€ 13 720 202,50
Address
Rue jean jaures 68
78340 Les clayes sous bois
France

See on map

Region
Ile-de-France Ile-de-France Yvelines
Activity type
Private for-profit entities (excluding Higher or Secondary Education Establishments)
Links
Other funding
€ 0,00

Participants (31)