Skip to main content
European Commission logo
español español
CORDIS - Resultados de investigaciones de la UE
CORDIS

Activity Based System Reliability Evaluation Flow

Descripción del proyecto

Predicción innovadora de la fiabilidad de un sistema electrónico

La fiabilidad de los sistemas electrónicos con un nivel elevado de precisión es fundamental para mantener la eficiencia. El proyecto financiado con fondos europeos ABSREF se propone predecirla. Sus responsables utilizarán un marco de simulación innovador dependiente de la carga de trabajo y consciente del desgaste con un tiempo de ejecución aceptable. Este marco genérico permitirá optimizar el sistema ante la presencia de distintos fenómenos relacionados con el desgaste como instabilidades de temperaturas positivas y negativas e inyección de portador caliente. El margen temporal mejorado o banda de guarda generada por este flujo podría suponer un aumento de la velocidad, potencia y durabilidad de los sistemas electrónicos y una reducción de costes.

Objetivo

This proposal envisions to foretell the reliability of electronic systems with high degree of accuracy by introducing a novel workload dependent aging aware simulation framework which has acceptable run-time. The framework is generic in nature and will enable one to perform system optimization in presence of multiple aging related phenomena including negative bias temperature instability, positive bias temperature instability, and hot carrier injection. Thus the benefits of the improved timing margin or guard-band incurred by this flow can be leveraged to further improve speed, power, durability of electronic systems and reduce cost. An efficient workload abstraction scheme will be employed which speeds up the transistor level degradation evaluation with accuracy comparable to that of cycle-accurate simulations. Using the device level degradation results, standard cell library characterization will be performed by statistical methods based on Design of Experiments and Response surface Modelling approach. The created workload dependent, aging aware cell libraries will be used to carry out static timing analysis and optimization. Critical path delay degradation evaluated under this framework will be compared with the corner based aging analysis to highlight the impact of the innovation. The framework will be validated using industry standardized, CPU intensive SPEC2006 benchmark suite run on top of multi-core industrial processor. Considering its interdisciplinary nature, the project will help bridge the gap between two disciplines: the device level reliability research and system level interactions. Working in highly international and intersectoral environment of the host IMEC, Dr. Mishra will enhance his professional skills to become a mature independent researcher.

Régimen de financiación

MSCA-IF-EF-ST - Standard EF

Coordinador

INTERUNIVERSITAIR MICRO-ELECTRONICA CENTRUM
Aportación neta de la UEn
€ 178 320,00
Dirección
KAPELDREEF 75
3001 Leuven
Bélgica

Ver en el mapa

Región
Vlaams Gewest Prov. Vlaams-Brabant Arr. Leuven
Tipo de actividad
Research Organisations
Enlaces
Coste total
€ 178 320,00